PCN Number:		20240424000.1			F	CN Date:	April 24, 2024		
Title: Datasheet for TPS5410, T				PS5	5420, TPS543x				
Customer Contact:		Change Management team Dept:				Quality Services			
Proposed 1 st Ship Da		te: July 23, 2024							
Change Type:									
Asse				Design			Wafer Bum	p Material	
Assembly Process							Wafer Bump Process		
Assembly Materials					Part number change			Wafer Fab Site	
Mechanical Specification			ı		Test Site			Wafer Fab Materials	
Packing/Shipping/Labeling			ing		Test Process			Wafer Fab	Process

PCN Details

Description of Change:

The product datasheet(s) is being updated as summarized below.

The following change history provides further details.



TPS5410

SLVS675E - AUGUST 2006 - REVISED JANUARY 2024

_	hanges from Revision D (November 2014) to Revision E (January 2024) Updated the numbering format for tables, figures, and cross-references throughout the document
•	
•	Updated to new format which does not include specific parameter names and does include min and max
	columns; TJ called out in header Pin names are used rather than signal names; BOOT and PH voltages now
	marked as output voltage; Footnotes updated and Note 2 removed
•	Changed BOOT to PH Absolute Maximum to 6 V maximum
•	Changed CDM ESD to ±750 V4
•	Added Recommended operating V _I input voltage4
•	Updated footnotes to match current TI standards, replaced custom board specifications with EVM information
	and JEDEC standard information
•	Changed $R_{\theta JC(top)}$, $R_{\theta JB}$, ψ_{JT} , ψ_{JB}
•	Added condition for typical specifications EC table's header, added parameter names, and used pin names in
	parameter descriptions. Footnote added
	Updated the following test conditions: V _{FB} , D _{MAX} , and R _{DSON(HS)}
•	Updated the following typical specifications in the EC table: I _{Q(VIN)} , I _{SD(VIN)} , VIN _{UVLO(H)} , V _{EN(H)} , and



TPS5420

SLVS642F - APRIL 2006 - REVISED JANUARY 2024

С	hanges from Revision E (September 2013) to Revision F (January 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated to new format which does not include specific parameter names and does include min and ma	X
	columns. TJ called out in header. Pin names are used rather than signal names. BOOT and PH voltage	
	now marked as output voltage. Footnotes updated and Note 2 removed	
•	Changed BOOT to PH Absolute Maximum to 6 V maximum	
•	Deleted Absolute Maximum BOOT to GND maximum voltage	
•	Added ESD table	
•	Added Recommended operating V _I input voltage	
•	Updated footnotes to match current TI standards, replaced custom board specifications with EVM inform	nation
	and JEDEC standard information	
•	Changed R _{θJC(top)} , R _{θJB} , Ψ _{JT} , Ψ _{JB}	
•	Added condition for typical specifications EC table's header, added parameter names, and used pin nar	nes in
	parameter descriptions. Footnote added	
•	Updated the following test conditions: V _{FB} , D _{MAX} , and R _{DSON(HS)}	6
•	Updated the following typical specifications in the EC table: I _{Q(VIN)} , I _{SD(VIN)} , VIN _{UVLO(H)} , V _{EN(H)} , and	
	R _{DSON(HS)}	6
_		
4	TEXAS TPS5430, T	PS5431
	INSTRUMENTS SLVS632K – JANUARY 2006 – REVISED JANU	IARY 2024
C	hanges from Revision J (July 2022) to Revision K (January 2024)	Page
•	Updated WEBENCH® links throughout the data sheet. Added "integrated circuit" when the PowerPADT	М
	package is mentioned. Changed MOSFET resistance 110mΩ to100mΩ. Changed I _Q from 18μA to 15μ/	
•	Changed Pin Configuration figure title to "DDA Package 8-Pin SOIC with Thermal Pad Top View" and	
	repositioned the title to the correct position. Changed "PowerPAD" to "DAP".	3
•	Updated Absolute Maximum Ratings table to new format which does not include specific parameter nar	
	and does include min and max columns. T _J called out in header. Pin names are used rather than signa	
	names. BOOT and PH voltages now marked as output voltage. Updated footnotes and removed Note	
•	Changed BOOT to PH Absolute Maximum from 10 V to 6 V	
•	Changed PH to GND Absolute Maximum (transient < 10 ns) from -4 V to -1.2 V	
•	Changed CDM ESD from ±1500 V to ±750 V	
•	Changed recommended operating "V _I " to "input voltage"	
•	Updated thermal information footnotes to match current TI standards which include JEDEC standard	
	information. Changed custom board information to EVM R _{BJA} information	4
	Changed $R_{\theta JC(top)}$ from 46.4 to 46, $R_{\theta JB}$ from 20.8 to 15, ψ_{JT} from 4.9 to 5.2, ψ_{JB} from 20.7 to 15.3,	
	and R _{B,IC(bot)} from 0.8 to 6	4
	Added condition for typical specifications EC table's header, added parameter names, and used pin na	
	in parameter descriptions. Footnote added	
•	Changed test condition for V_{FB} from " $I_O = 0$ A to 3 A" to " $I_J = -40$ °C to 125°C", Changed $I_{DS(ON)}$ to $I_{DS(ON)}$	
	and test condition to for $R_{DSON(HS)}$ from "VIN = 5.5 V" to "V _{IN} = 5.5 V, $V_{BOOT-SW}$ = 4.0 V"	JN(H5)
	Changed the name of I_Q to $I_{SD(VIN)}$ if ENA is low and $I_{Q(VIN)}$ if the chip is active	
	Added test condition for D_{MAX} , " $f_{SW} = 500 \text{ kHz}$ " and for second $R_{DSON(HS)}$ spec " $V_{IN} = 12 \text{ V}$, $V_{BOOT-SW} = 12 \text{ V}$	
	4.5 V"	5
	0.35 V, and V _{EN(H)} from 450 mV to 325 mV	
	Changed R _{DS(ON)} with VIN = 5 V typical from 150 m Ω to 125 m Ω and with VIN = 12 V from 110 m Ω to 1	00
	mΩ	
	Changed "110-mΩ high-side MOSFET" to "100-mΩ high-side MOSFET" and 18 μA to 15 μA in <i>Overvie</i>	
	Changed shutdown current from 18 μA to 15 μA in Enable (ENA) and Internal Slow Start section	
:	Changed UVLO hysteresis from 330 mV to 350 mV in UVLO description	
	Changed "PwPd" to "DAP" on the TPS5430DDA package drawing in Figure 7-1 and "exposed PowerPA"	
•		
_	to DAP in circuit description	
•	Changed "PwPd" to "DAP" on the TPS5430DDA package drawing in Figure 7-9	
•	Changed "PwPd" to "DAP" on the TPS5431DDA package drawing in Figure 7-10	
•	Changed "PwPd" to "DAP" on the TPS5430DDA package drawing in Figure 7-11	
•	Changed "PowerPAD" to "DAP" in Layout Guidelines	25

The datasheet number will be changing.					
Device Family	Change From:	Change To:			
TPS5410	SLVS675D	SLVS675E			
TPS5420	SLVS642E	SLVS642F			
TPS543x	SLVS632J	SLVS632K			

These changes may be reviewed at the datasheet links provided.

http://www.ti.com/product/TPS5410

http://www.ti.com/product/TPS5420

http://www.ti.com/product/TPS5430

Reason for Change:

To more accurately reflect device characteristics.

Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):

Electrical specification performance changes as indicated above.

Changes to product identification resulting from this PCN:

None.

Product Affected:						
TPS5410DRG4	TPS5410D	TPS5410DG4	TPS5410DR			
TPS5420DR	TPS5420DRG4	TPS5420D	TPS5420DG4			
TPS5430DDAG4	TPS5430DDAR	TPS5430DDARG4	TPS5430DDA			
TPS5431DDAG4	TPS5431DDAR	TPS5431DDARG4	TPS5431DDA			

For questions regarding this notice, e-mails can be sent to the Change Management team or your local Field Sales Representative.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your

application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.