PCN Number:		20231108002.0		PCN Date:	November 09, 2023
Title: Datasheet for DS90UB962-Q1, DS90UB960-Q1, and TDES960					
<b>Customer Contact:</b>		Change Management team	Dept:	Quality Servi	ces
<b>Change Type:</b>		Electrical Specification			

## **PCN Details**

## Description of Change:

Texas Instruments Incorporated is announcing an information only notification.

The product datasheet(s) is being updated as summarized below.

The following change history provides further details.



DS90UB962-Q1

SNLS573B - AUGUST 2018 - REVISED SEPTEMBER 2023

CI	hanges from Revision A (December 2020) to Revision B (September 2023)	Page
•	Fixed spelling errors and minor format issues throughout the document	1
•	Removed "Port Replication Mode" from the list of device features	1
•	Updated I2C pull-up resistor recommendations	5
•	Updated Legend for Pin Functions Table	5
•	Removed the t <sub>CLK-MISS</sub> specification from the CSI-2 Timing Specifications table	14
•	Updated Timing Diagrams section figure titles to align with the figures	19
•	Removed obstructions in CSI-2 General Frame Format figure to make text clearer	19
•	Updated the title of the section with timing figures to Timing Diagrams	19
•	Clarified the clock speed and the configuration settings of non-synchronous clock mode	25
•	Added information about YUV support	26
•	Added clarification that MODE pin option 0 straps the device to CSI-2 Non-Synchronous back channel a	nd
	MODE pin option 4 straps the device to CSI-2 Synchronous back channel	
•	Changed I2C terminology to "Controller" and "Target"	28
•	Added a channel requirements section to the datasheet	
•	Removed mention of older silicon	
•	Removed CSI-2 Transmitter Frequency script example for unsupported CSI-2 port	41
•	Added cross-links in the CSI-2 Output Bandwidth section to relevant figures in the Timing Diagrams	
	section	42
•	Added a sentence to clarify that V <sub>I2C</sub> must match the voltage applied to VDDIO	53
•	Reworded the Serial Control Bus section to reference V <sub>I2C</sub> instead of VDDIO	53
•	Added register addresses for the RX Port ID registers	56
•	Removed information suggesting that the Rx Port intended for messaging must always be selected with	
	Register 0x4C when communicating with a remote target device	56
•	Corrected the total number of TargetID and Target Alias pairs of registers for the device	57
•	Clarified that the write enable bit in register 0x4C needs to be set before configuring remote target	
	addresses	57
•	Added additional information about how to configure a broadcast write to remote devices	57
•	Removed unnecessary register writes in the Code Example for Broadcast Write	

•	Updated the I2C Controller Proxy description	57
•	Fixed register address errors in the Typical I2C Timing Register Settings table	57
•	Removed details about the internal reference clock	57
•	Corrected typo that mentions two CSI-2 Transmit ports in the Interrupt Support section	
•	Replaced CABLE_FAULT with NO_FPD3_CLK in the interrupt readback example script to match the re-	
	bit name	
	Clarified instructions for how to configure Pattern Generation on the CSI-2 Port	
	Removed all RESERVED registers from the datasheet	
	Updated description of registers 0x10-0x17 to remove mention of unsupported CSI-2 TX Port	
	RESERVED register bits 0x20[3:0] that have no customer use case	
•	RESERVED register bit 0x32[4] that has no customer use case	
•	Made register bits 0x34[5:4] public and updated the description of register bit 0x34[1]	
•	Corrected a bit description typo for bit 4 of register 0x4A	
•	Updated the description of register bit 0x4E[1] to clarify functionality	
•	Updated the description sections of registers 0x51-0x54	69
•	Fixed typos in the description for registers 0x90-0x97	
•	Removed RESERVED indirect register pages in the description of register bits 0xB0[5:2]	
•	Made register 0xB6 public	69
•	Updated the bit description of 0xB9[3:0]	
•	Updated the name of Indirect Register Page 0 to PATGEN_AND_CSI-2	
•	Updated the PoC description	
•	Updated all typical connection diagrams to include a reference to App Note SLVA689	
	Added clarification for the recommended ferrite bead characteristics on the power supply rails	
	Removed optional 10 kΩ pulldown resistor on Pin 4 in the Typical Connection Diagram	
	Added clarification for the NC pin connections in the Typical Connection Diagram	
	Updated MIPI CSI-2 D-PHY layout recommendations	
•	Opuated MIFT Co1-2 D-FTTT layout recommendations	107



DS90UB960-Q1
SNLS589D – AUGUST 2016 – REVISED SEPTEMBER 2023

C	nanges from Revision C (December 2020) to Revision D (September 2023)	Page
•	Fixed spelling errors and minor format issues throughout the document	1
•	Updated I2C pull-up resistor recommendations	5
•	Updated Legend for Pin Functions Table	
•	Removed the t <sub>CLK-MISS</sub> specification from the CSI-2 Timing Specifications table	14
•	Updated Timing Diagrams section figure titles to align with the figures	20
•	Removed obstructions in CSI-2 General Frame Format figure to make text clearer	20
•	Updated the title of the section with timing figures to Timing Diagrams	
•	Clarified the clock speed and the configuration settings of non-synchronous clock mode	27
•	Added information about YUV support	
•	Added clarification that MODE pin option 0 straps the device to CSI-2 Non-Synchronous back channel	and
	MODE pin option 4 straps the device to CSI-2 Synchronous back channel	28
•	Changed I2C terminology to "Controller" and "Target"	30
•	Updated the transmission channel requirements for Coaxial and STP/STQ Cable Applications	32
•	Removed mention of older silicon	
•	Added cross-links in the CSI-2 Output Bandwidth section to relevant figures in the Timing Diagrams	
	section	45
•	Clarified that CSI-2 forwarding should be disabled before CSI-2 replicate mode is enabled	55
•	Added a sentence to clarify that V <sub>I2C</sub> must match the voltage applied to VDDIO	56
•	Reworded the Serial Control Bus section to reference V <sub>I2C</sub> instead of VDDIO	56
•	Added register addresses for the RX Port ID registers	59
•	Removed information suggesting that the Rx Port intended for messaging must always be selected with	th
	Register 0x4C when communicating with a remote target device	
•	Corrected the total number of TargetID and TargetAlias pairs of registers for the device	60
•	Clarified that the write enable bit in register 0x4C needs to be set before configuring remote target	
	addresses	60
•	Added additional information about how to configure a broadcast write to remote devices	
•	Removed unnecessary register writes in the Code Example for Broadcast Write	
•	Updated the I2C Controller Proxy description	

:	Fixed register address errors in the Typical I2C Timing Register Settings table	60
•	Replaced CABLE_FAULT with NO_FPD3_CLK in the interrupt readback example script to match the bit name	register
:	Clarified instructions for how to configure Pattern Generation on the CSI-2 Ports	68
:	Made register bits 0x34[5:4] public and updated the description of register bit 0x34[1]	72
:	Corrected a bit description typo for bit 4 of register 0x4A	72
:	Updated the description sections of registers 0x51-0x54	72
:	Removed RESERVED indirect register pages in the description of register bits 0xB0[5:2]  Made register 0xB6 public	
:	Updated the bit description of 0xB9[3:0]	72
•	Updated the PoC description	163
:	Updated all typical connection diagrams to include a reference to App Note SLVA689  Added clarification for the recommended ferrite bead characteristics on the power supply rails	167
:	Removed optional 10 kΩ pulldown resistor on Pin 4 in the Typical Connection Diagram  Updated MIPI CSI-2 D-PHY layout recommendations	



TDES960 SNLS698A – APRIL 2021 – REVISED SEPTEMBER 2023

C	hanges from Revision * (April 2021) to Revision A (September 2023)	Page
•	Fixed spelling errors and minor format issues throughout the document	1
•	Updated I2C pull-up Resistor Recommendations	
•	Updated Legend for Pin Functions Table	
•	Removed the t <sub>CLK-MISS</sub> specification from the CSI-2 Timing Specifications table	14
•	Removed obstructions in CSI-2 General Frame Format figure to make text clearer	20
•	Clarified the clock speed and the configuration settings of non-synchronous clock mode	
•	Added clarification that MODE pin option 0 straps the device to CSI-2 Non-Synchronous back channel	and
	MODE pin option 4 straps the device to CSI-2 Synchronous back channel	
•	Changed I2C terminology to "Controller" and "Target"	30
•	Updated the transmission channel requirements for Coaxial and STP/STQ Cable Applications	31
•	Removed mention of older silicon	
•	Clarified that CSI-2 forwarding should be disabled before CSI-2 replicate mode is enabled	
•	Added a sentence to clarify that V <sub>I2C</sub> must match the voltage applied to VDDIO	
•	Reworded the Serial Control Bus section to reference V <sub>I2C</sub> instead of VDDIO	
•	Added register addresses for the RX Port ID registers	
•	Removed information suggesting that the Rx Port intended for messaging must always be selected will	
	Register 0x4C when communicating with a remote target device	
•	Corrected the total number of TargetID and TargetAlias pairs of registers for the device	59
•	Clarified that the write enable bit in register 0x4C needs to be set before configuring remote target	
	addresses	
•	Added additional information about how to configure a broadcast write to remote devices	
•	Updated the I2C Controller Proxy description	
•	Fixed register address errors in the Typical I2C Timing Register Settings table	
•	Removed details about the internal reference clock	
•	Clarified instructions for how to configure Pattern Generation on the CSI-2 Ports	
•	Removed all RESERVED registers from the datasheet	
•	Made register bits 0x34[5:4] public and updated the description of register bit 0x34[1]	
•	Corrected a bit description typo for bit 4 of register 0x4A	
•	Updated description of register 0x4E[1] to clarify functionality	71

<ul> <li>Updated the description sections of registers 0x51-0x54</li> <li>Fixed typos in the description for registers 0x90-0x9F</li> <li>Removed RESERVED indirect register pages in the description of register bits 0xB0[5:2]</li> <li>Made register 0xB6 public</li> <li>Updated the bit description of 0xB9[3:0]</li> <li>Updated the name of Indirect Register Page 0 to PATGEN_AND_CSI-2</li> <li>Updated the PoC description</li> <li>Updated both typical connection diagrams to include a reference to App Note SLVA689</li> <li>Added clarification for the recommended ferrite bead characteristics on the power supply rails</li> <li>Removed optional 10 kΩ pulldown resistor on Pin 4 in the Typical Connection Diagram</li> <li>Fixed part number typo in the Power-Up Sequencing With Non-Synchronous Clocking Mode figure</li> </ul>	71 71 71 71 71 162 166 166
	173

The datasheet number will be changing.

Device Family	Change From:	Change To:
DS90UB962-Q1	SNLS573A	SNLS573B
DS90UB960-Q1	SNLS589C	SNLS589D
TDES 960	SNLS698	SNLS698A

These changes may be reviewed at the datasheet links provided.

http://www.ti.com/product/DS90UB962-Q1

http://www.ti.com/product/DS90UB960-Q1

http://www.ti.com/product/TDES960

### **Reason for Change:**

To accurately reflect device characteristics.

# Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):

No anticipated impact. This is a specification change announcement only. There are no changes to the actual device

## Changes to product identification resulting from this PCN:

None.

### Product Affected:

DS90UB962WRTDRQ1	DS90UB962WRTDTQ1	DS90UB960WRTDRQ1	DS90UB960WRTDTQ1
TDES960RTDR	TDES960RTDT		

For questions regarding this notice, e-mails can be sent to the Change Management team or your local Field Sales Representative.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on <a href="ti.com">ti.com</a> or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.