PCN Number:		20231106002.0		PCN Date:	November 09, 2023	
Title: Datasheet for AM64x						
Customer Contact:		Change Management team	Dept:	Quality Services		
Change Type:		Electrical Specification				

PCN Details

Description of Change:

Texas Instruments Incorporated is announcing an information only notification.

The product datasheet(s) is being updated as summarized below.

The following change history provides further details.



AM6442, AM6441, AM6422, AM6421, AM6412, AM6411 SPRSP56F – JANUARY 2021 – REVISED OCTOBER 2023

Changes from September 22, 2022 to October 31, 2023 (from Revision E (SEPTEMBER 2022) to Revision F (OCTOBER 2023)) (Features): Updated the Security features to clarify what is supported......1 (Device Comparison): Defined the R5F cores enabled in each device and changed the R5F TCM memory size from "256KB" to "4 x 64KB" in the 2 x Dual Core devices, and "2 x 128KB" in the 2 x Single Core (Device Comparison): Changed General-Purpose Memory Controller (GPMC) address range from 1GB to (GPMC0 Signal Descriptions): Moved the GPMC0_FCLK_MUX signal from System Signal Descriptions to (System Signal Descriptions): Moved the GPMC0 FCLK MUX signal from System Signal Descriptions to (Pin Connectivity Requirements): Updated the second paragraph of the note following the Connectivity Requirements table. The update clarifies the operation of configurable device IOs and includes precautions (I2C OD FS Electrical Characteristics): Changed the I_{OL} minimum value from 20 to 10 for both 1.8 V and 3.3 (DDR Electrical Characteristics): Added references to the respective JEDEC standards......109 (System Timing): Removed the Timing Conditions table from this section and added separate Timing (Reset Timing): Added Timing Conditions table to define conditions specific to reset inputs and outputs..... 118 (MCU_RESETSTATz, and RESETSTATz Switching Characteristics): Changed the minimum value of parameter RST8 from "4040*S" to "966*S" and the minimum value of parameter RST9 from "301200" to · (MCU_RESETSTATz, and RESETSTATz Switching Characteristics): Changed the minimum value of (RESETSTATz Switching Characteristics): Changed the minimum value of parameter RST16 from "T" to "900*T", the minimum value of parameter RST17 from "W" to "4040*S", and replaced the contents of table (PORz OUT Switching Characteristics): Changed the minimum value of parameter RST26 from "0" to (Safety Signal Timing): Added Timing Conditions table to define conditions specific to

	1100_011 E11_E1110111 00p00
•	(MCU_ERRORn Switching Characteristics): Changed "RST22" to "SFTY3" in table note 5
	(Clock Timing): Added Timing Conditions table to define conditions specific to clock inputs and outputs 124
	(Clock Timing Requirements): Updated the Timing Requirements figure with a single generic waveform and
•	
	updated the parameter numbers in the Timing Requirements table to reference the generic clock waveform
	124
•	(Clock Switching Characteristics): Updated the Switching Characteristics figure with a single generic
	waveform and updated the parameter numbers in the Switching Characteristics table to reference the generic
	clock waveform124
•	(MCU_OSC0 Crystal Implementation): Changing the crystal oscillator circuit diagram back to the original
	version used in previous revisions of this document
	(CPSW3G MDIO Timing): Included PCB Connectivity Requirements in the Timing Conditions table, changed
	the minimum setup time value (parameter MDIO1) from "90" to "45", and changed the minimum and
	maximum output delay time values (parameter MDIO7) from "-150" and "150" to "-10" and "10"
	respectively
•	(GPMC0 IOSETs): Removed GPMC0_CLKLB since there is no pin with this name171
•	(MCSPI Switching Characteristics - Controller Mode): Replaced previous table notes 2 and 3 with new table
	notes 2, 3, 4, and 5
•	(MMC0 Timing Requirements – Legacy SDR Mode): Changed the minimum values for LSDR1 and LSDR3
	from 9.69 to 1.56, and the minimum values for LSDR2 and LSDR4 from 27.97 to 5.44
•	(MMC0 Switching Characteristics - Legacy SDR Mode): Changed the minimum values for LSDR8 and
	LSDR9 from -16.1 to -2.3, and the maximum values for HSSDR8 and HSSDR9 from 16.1 to 2.9
•	(MMC0 Timing Requirements – High Speed SDR Mode): Changed the minimum values for HSSDR1 and
	HSSDR3 from 2.99 to 2.55
	(MMC0 Switching Characteristics – High Speed SDR Mode): Changed the minimum values for HSSDR8 and
•	
	HSSDR9 from -6.35 to -2.3, and the maximum values for HSSDR8 and HSSDR9 from 6.35 to 2.9
•	(MMC0 Timing Requirements – High Speed DDR Mode): Changed the minimum values for HSDDR1 from
	3.88 to 1.62, and the minimum values for HSDDR2 from 2.67 to 2.52
•	(MMC0 Switching Characteristics – High Speed DDR Mode): Changed the maximum value for HSDDR8 from
	16.19 to 7.65
•	(MMC1 DLL Delay Mapping for All Timing Modes): Changed the value of OTAPDLYENA from 0x0 to 0x1 for
	Default Speed and High Speed modes. Also changed UHS-I DR50 to UHS-I DDR50 to correct a
	typographical error in the mode name
•	(Timing Requirements for MMC1 – Default Speed Mode): Changed the minimum values for DS1 and DS3
	from 2.55 to 2.15, and the minimum values for DS2 and DS2 from 19.67 to 1.67
•	(Switching Characteristics for MMC1 - Default Speed Mode): Changed the minimum values for DS8 and DS9
	from -14.1 to -1.8, and the maximum values for DS8 and DS9 from 14.1 to 1.8
	(Timing Requirements for MMC1 – High Speed Mode): Changed the minimum values for HS1 and HS3 from
	2.55 to 2.15, and the minimum values for HS2 and HS2 from 2.67 to 1.67
	(Switching Characteristics for MMC1 – High Speed Mode): Changed the minimum values for HS8 and HS9
•	from -7.35 to -1.8, and the maximum values for HS8 and HS9 from 3.35 to 1.8
•	(Timing Requirements for MMC1 – UHS-I SDR12 Mode): Changed the minimum values for SDR121 and
	SDR123 from 21.65 to 2.35
•	(Switching Characteristics for MMC1 – UHS-I SDR12 Mode): Changed the minimum values for SDR128 and
	SDR129 from -13.6 to 1.2, and the maximum values for SDR128 and SDR129 from 13.6 to 8191
•	(Timing Requirements for MMC1 – UHS-I SDR25 Mode): Changed the minimum values for SDR251 and
	SDR253 from 2.15 to 1.95
•	
	SDR259 from -7.1 to 2.4, and the maximum values for SDR258 and SDR259 from 3.1 to 8
	(Timing Requirements for MMC1 – UHS-I DDR50 Mode): Removed Timing Requirements since the UHS-I
	DDR50 mode requires a tuning algorithm to be used for optimal input timing
•	(ornicimily ornared for minor or or best too mode). Ornarigod the maximum value for best too
	13.1 to 6.35
•	(This is got the minute of the control of the cont
	and SDR1047 from 2.08 to 2.12, the minimum values for SDR1048 and SDR1049 from 1.12 to 1.08, and
	maximum values for SDR1048 and SDR1049 from 3.16 to 3.2

(OSPI Switching Characteristics - PHY Data Training): Added maximum values to the OSPI0 CLK Cycle Time parameter (O1) to define a minimum operating frequency of 133MHz. Also updated Note 1 and Note 4, where "in ns" was added to the OSPI_CLK cycle time reference in Note 1 and "refclk" was changed to (OSPI0 Switching Characteristics - PHY SDR Mode): Updated Note 1 and Note 4, where "in ns" was added to the OSPI_CLK cycle time reference in Note 1 and "refclk" was changed to "reference clock" in Note 4 so it (OSPI0 Switching Characteristics - PHY DDR Mode): Updated Note 1 and Note 4, where "in ns" was added to the OSPI_CLK cycle time reference in Note 1 and "refclk" was changed to "reference clock" in Note 4 so it (OSPI0 Timing Requirements – Tap SDR Mode): Updated the constant values associated with the minimum setup and minimum hold formulas in parameters O19 and O20. Note 2 was also updated to change "refclk" to "reference clock" so it matches the clock name used in the TRM......205 (OSPI0 Switching Characteristics - Tap SDR Mode): Updated Note 1 and Note 4, where "in ns" was added to the OSPI_CLK cycle time reference in Note 1 and "refclk" was changed to "reference clock" in Note 4 so it (OSPI0 Timing Requirements – Tap DDR Mode): Updated the constant values associated with the minimum setup and minimum hold formulas in parameters O13 and O14. Note 2 was also updated to change "refclk" to (OSPI0 Switching Characteristics - Tap DDR Mode): Changed the "OSPI RD DATA CAPTURE REG" bit field from "DELAY FLD" to "DDR READ DELAY FLD" in the note associated with parameter O6......207 (OSPI0 Switching Characteristics - Tap DDR Mode): Updated the minimum data output delay and maximum data output delay formulas in parameter O6. Also updated Note 1 and Note 5, where "in ns" was added to the OSPI_CLK cycle time reference in Note 1 and "refclk" was changed to "reference clock" in Note 5 so it (PRUSS PRU Switching Characteristics - Direct Output Mode): Changed the maximum skew value for the GPO to GPO parameter (PRDO1) from 3ns to 2ns......209 (PRU ICSSG UART Switching Characteristics): Added the TRM UART baud rate settings reference to Note (Power Supply Designs): Updated recommended PMIC from LP8733xx to TPS65220 or TPS65219.......243 (USB VBUS Design Guidelines): Changed the 3.5 k Ω resistor value to 3.48k Ω since 3.5k Ω is not a standard

The datasheet number will be changing.

Device Family	Change From:	Change To:
AM64x	SPRSP56E	SPRSP56F

These changes may be reviewed at the datasheet links provided. http://www.ti.com/product/AM6442

Reason for Change:

To accurately reflect device characteristics.

Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):

No anticipated impact. This is a specification change announcement only. There are no changes to the actual device

Changes to product identification resulting from this PCN:

None.

Product Affected:						
ΑN	//6411BKCGHAALV	AM6421BSEFHAALVR	AM6441BSEFGAALV	AM6442BSEFHAALV		
AN	//6411BSCGHAALV	AM6421BSFFHAALV	AM6441BSEFHAALV	AM6442BSEGGAALV		
ΑN	//6412BKCGHAALVR	AM6421BSFGHAALV	AM6441BSEGHAALVR	AM6442BSEGHAALV		
ΑN	//6412BSCGHAALV	AM6422BSDFHAALVR	AM6441BSFFHAALV	AM6442BSFFHAALV		
AN	//6421BSDGHAALVR	AM6422BSDGHAALV	AM6442BSDGHAALV	AM6442BSFGHAALV		

For questions regarding this notice, e-mails can be sent to the Change Management team or your local Field Sales Representative.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.