

Product Change Notification

PCN No: MSS-23-0530-CCB-1607

Si86S60x and Si86S61x/2x/Ox data sheet needs a clarification statement about Automotive grade products in Description section on 1st page. Also, both data sheets need typo and formatting corrections. Si86S61x/2x/Ox needs correction on pulse width distortion spec in Tables 6,7.8.

Notification Date: 08/31/2023 Qualification Data Availability Date: 06/07/2023

Notification Period: 0 days Sample Availability Date: Not Applicable

Proposed First Ship Date for Change: 08/31/2023 Last Date of Manufacture of Unchanged Product: 06/07/2023

Dear Valued Skyworks Customer:

Please be advised that Skyworks Solutions Inc. is introducing the following product change(s):

Description and Scope of Change

Add statement "Automotive Grade is available." to last sentence in Description section, typo corrections and formatting changes in Insulation Characteristics tables 14 (Si86S60x) and 10 (Si86S61x/2x/Ox), and PWD spec for Si86S61x/2x/Ox in Tables 6,7,8.

Products Affected

 Si86S600AC-IS
 Si86S600AC-IS
 Si86S602AC-IS
 Si86S602AC-IS
 Si86S602AE-IS4
 Si86S602BE-IS4
 Si86S602BE-

Method for Identifying Changed Product

Full product change traceability is maintained by: date code

Reason for Change

Need to add clarification statement - this sentence was missed in earlier edits

Anticipated Impact on Form, Fit Function, Reliability, Durability, Quality or Safety

No customer impact is anticipated with this change; there is no change to form, fit, function, reliability, quality or safety.

Qualification Plan Summary

Qualification not required; no change made to part

Launch Plan

Datasheet released at effectivity date

Please contact your Skyworks customer service representative with any questions or comments regarding this change. If you are unsure whom to contact, please email Skyworks Change Management at Skyworksinc.com.

Skyworks Solutions, Inc.

20 Sylvan Road, Woburn, MA 01801 USA: (781) 376-3000 • Asia: 886 2 2735 0399 Europe: 33 (0)1 43548540 • Fax: (781) 376-3300

On the Web: www.skyworksinc.com



DATA SHEET

Si86S60x: Low Power I²C Isolators

Industrial Applications

- Isolated I²C, System Management Bus (SMBus)
- Isolated digital power supply communications
- Power over Ethernet
- Motor control systems
- Intelligent power systems

Automotive Applications

- · Onboard chargers
- Battery management systems
- Charging stations
- Traction inverters
- Hybrid electric vehicles
- Battery electric vehicles

Features

- Independent, bidirectional SDA/SCL isolation channels
- Open drain outputs with 35 mA sink current
- Supports I²C clocks up to 1.7 MHz
- Unidirectional isolation channels support additional system signals (Si86S605, Si86S606)
- Up to 6000 V_{RMS} isolation
- UL, CSA, VDE, CQC recognition
- · High electromagnetic immunity
- Wide operating supply voltage
- 3.0 to 5.5 V
- AEC-Q100 qualification
- Wide temperature range
 - –40 to +125 °C
- Transient immunity 100 kV/μs
- RoHS-compliant packages
 - NB SOIC-8
 - SSO-8

1

- WB SOIC-16
- QSOP-16
- Automotive-grade OPNs available
 - AIAG compliant PPAP documentation support
 - IMDS and CAMDS listing support

Safety Regulatory Approvals (Pending)

- UL 1577 recognized
 - Up to 6000 V_{RMS} for 1 minute
- CSA certification conformity
 - 62368-1, 60601-1 (reinforced insulation)
- · VDE certification conformity
 - 60747-17 (reinforced insulation)
- CQC certification approval
 - GB4943.1

Description

The Si86S60x series of isolators are single-package galvanic isolation solutions for I²C and SMBus serial port applications. These products are based on Skyworks proprietary capacitive isolation technology and offer shorter propagation delays, lower power consumption, smaller installed size, and more stable operation with temperature and age versus optocouplers or other digital isolators. All devices in this family include bidirectional SDA and/or SCL isolation channels with open-drain, 35 mA sink capability that operate to a maximum frequency of 1.7 MHz. The 8-pin versions supports bidirectional SDA and SCL isolation; the Si86S602 supports bidirectional SDA and unidirectional SCL isolation, and the 16-pin versions (Si86S605, Si86S606) feature two unidirectional isolation channels to support additional system signals, such as interrupts or resets. All versions contain protection circuits to guard against data errors when an unpowered device is inserted into a powered system. Small size, low installed cost, low power consumption, and short propagation delays make this family the optimum solution for isolating I²C and SMBus serial ports. Automotive grade products are available. These products are built using automotive-specific flows at all steps in the manufacturing process to ensure the robustness and low defectivity required for automotive applications.



Skyworks Green[™] products are compliant with all applicable legislation and are halogen-free. For additional information, refer to *Skyworks Definition of Green*[™], document number SQ04–0074.

1. Pin Descriptions




Figure 1. Si86S600/02 Pinout

Table 1. Si86S600/02 in SOIC-8 and SSO-8 Package

Pin	Name	Description
1	AVDD	Side A power supply terminal; connect to a source of 3.0 to 5.5 V.
2	ASDA	Side A data (open drain) input or output.
3	ASCL	Side A clock input or output. Open drain I/O for Si86S600. Standard CMOS input for Si86S602.
4	AGND	Side A ground terminal.
5	BGND	Side B ground terminal.
6	BSCL	Side B clock input or output. Open drain I/O for Si86S600. Push-pull output for Si86S602.
7	BSDA	Side B data (open drain) input or output.
8	BVDD	Side B power supply terminal; connect to a source of 3.0 to 5.5 V.

1.1. Si86S605/06 Pinout




Figure 2. Si86S605/06 Pinout

Table 2. Si86S605/06 in QSOP-16 and WB SOIC-16 Package

Pin	Name	Description
1	AVDD	Side A power supply terminal. Connect to a source of 3.0 to 5.5 V.
2	NC	No connection.
3	ASDA	Side A data (open drain) input or output.
4	ADIN/ADIN1	Side A standard CMOS digital input (non I ² C).
5	ADOUT/ADIN2	Side A digital input/output (non I ² C). Standard CMOS digital input for Si86S606. Push-Pull output for Si86S605.
6	ASCL	Side A clock input or output. Open drain I/O for Si86S605/06.
7	NC	No connection.
8	AGND	Side A ground terminal.
9	BGND	Side B ground terminal.
10	NC	No connection.
11	BSCL	Side B clock input or output. Open drain I/O for Si86S605/06.
12	BDIN/BDOUT2	Side B digital input/output (non I ² C). Standard CMOS digital input for Si86S605. Push-Pull output for Si86S606.
13	BDOUT/BDOUT1	Side B digital push-pull output (non I ² C).
14	BSDA	Side B data open drain input or output.
15	NC	No connection.
16	BVDD	Side B power supply terminal. Connect to a source of 3.0 to 5.5 V.

2. Functional Description

2.1. Theory of Operation

The operation of an Si86S60x channel is analogous to that of an optocoupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si86S60x channel is shown in the figure below.




Figure 3. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and improved immunity to magnetic fields. See the following figure for more details.




Figure 4. Modulation Scheme

3. Device Operation and System Overview

3.1. Device Startup, UVLO, and Reset Functionality

Outputs are Hi-Z (high impedance) for the I^2C channels and held low for the non- I^2C channels during power up until VDD is above the UVLO threshold for time period t_{START} . Following this, the outputs follow the states of inputs. The start-up time of the device is estimated to be 0.3 ms due to the device initialization time.

Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its specified operating circuits range. Side A and Side B each have their own undervoltage lockout monitors. Each side can enter or exit UVLO independently. For example, referring to Figure 5, Side A unconditionally enters UVLO when AVDD falls below UVLO— and exits UVLO when AVDD rises above UVLO+. Side B operates the same as Side A with respect to its BVDD supply.

Along with UVLO, each side has its own self biased circuitry that can detect supply going low enough and issue a complete reset of the part. This is done to avoid loss of device configuration for the particular product option. Referring to the figure below, Side A goes into reset as soon as AVDD goes below RSTB- (~1.7 V) and comes out of reset when AVDD goes above RSTB+. When the supply voltage is above RSTB+ the device configuration is reloaded and all the digital registers are set. Side B operates the same as Side A with respect to its BVDD supply.




Figure 5. Device Behavior During Startup




Figure 6. Device Behavior During Normal Operation

3.2. Layout Considerations

To ensure safety in the end-user application, high-voltage circuits (i.e., circuits with >30 VAC) must be physically separated from the safety extra-low-voltage circuits (SELV is a circuit with <30 VAC) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and provide a sufficiently large high-voltage breakdown protection rating (commonly referred to as working voltage protection). Table 12, "Insulation and Safety-Related Specifications," on page 19 and Table 14, "IEC 60747-17 Insulation Characteristics for Si86S60x," on page 20 detail how maintenance of safety data is ensured by protective circuits. This addresses the working voltage and creepage/clearance capabilities of the Si86S60x. These tables also detail the component standards (UL1577, IEC 60747-17), which are readily accepted by certification bodies to provide proof for end-system specifications requirements. Refer to the following International Electrotechnical Commission (IEC) end-system specifications: 61010-1, 62368-1, 60601-1, etc. requirements before starting any design that uses a digital isolator.

3.2.1. Supply Bypass

The Si86S60x family requires 0.1 and 10 μ F bypass capacitors between AVDD, AGND and BVDD, BGND. The capacitors should be placed as close as possible to the respective supply pin to minimize the supply current loop through them. To enhance the robustness of a design, the user may also include resistors (50 to 300 Ω) in series with the inputs and outputs if the system is excessively noisy. Note that adding the resistors will change the default pull-up strength of the bus on the device output.

3.2.2. Output Pin Termination

The nominal output impedance of an isolator driver channel is approximately 50Ω , $\pm 40\%$, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled-impedance PCB traces.

3.3. Typical Application Overview

3.3.1. I²C Background

In many applications, I²C, SMBus, and other digital power supply communications, including those for bus power management, the interfaces require galvanic isolation for safety or ground loop elimination. For example, Power over Ethernet (PoE) applications typically use an I²C interface for communication between the PoE power sourcing device (PSE), and the earth ground referenced system controller. Galvanic isolation is required both by standard and also as a practical matter to prevent ground loops in Ethernet connected equipment.

The physical interface consists of two wires: serial data (SDA) and serial clock (SCL). These wires are connected to open drain drivers that serve as both inputs and outputs. At first glance, it appears that SDA and SCL can be isolated simply by placing two unidirectional isolators in parallel, and in opposite directions. However, this technique creates feedback that latches the bus line low when a logic low is asserted by either side. This problem can be remedied by adding anti-latch circuits, but results in a larger and more expensive solution. The Si86S60x products offer a single-chip, anti-latch solution to the problem of isolating I²C/SMBus applications and require no external components. In addition, they provide isolation to a maximum of 6.0 kV_{RMS}, support I²C clock stretching, and operate to a maximum I²C bus speed of 1.7 Mbps.

3.3.2. I²C Isolator Operation

Without anti-latch protection, bidirectional I²C isolators latch when an isolator output logic low propagates back through an adjacent isolator channel creating a stable latched low condition on both sides. Anti-latch protection is typically added to one side of the isolator to avoid this condition (the "A" side for the Si86S60x).

The following examples illustrate typical circuit configurations using the Si86S60x.




Figure 7. Isolated Bus Overview (I²C Channels Only)

The "A side" output low (V_{OL}) and input low (V_{IL}) levels are designed such that the isolator V_{OL} is greater than the isolator V_{IL} to prevent the latch condition.

3.3.3. I²C Isolator Design Constraints

The table below lists the I²C isolator design constraints for Side A.

Design Constraint	Data Sheet Values	Effect of Bus Pull-up Strength and Temperature
To prevent the latch condition, the isolator output low level must be greater than the isolator input low level by at least 50 mV.	Isolator V _{OL} 0.7 V typical Isolator V _{IL} 0.5 V typical Input/Output Logic Low Level Difference	This is normally guaranteed by the isolator data sheet. However, if the pull up strength is too weak, the output low voltage will fall and can get too close to the input low logic level. These track over temperature.
The bus output low must be less than the isolator input low logic level.	Bus V _{OL} = 0.4 V maximum Isolator V _{IL} = 0.41 V minimum	If the pull up strength is too large, the devices on the bus might not pull the voltage below the input low range. These have opposite temperature coefficients. Worst case is hot temperature.
The isolator output low must be less than the bus input low.	Bus V_{IL} 0.3 x V_{DD} = 1.0 V minimum for V_{DD} = 3.3 V Isolator V_{OL} = 0.8 V maximum	If the pull up strength is too large, the isolator might not pull below the bus input low voltage. Si86S60x V _{OL} : -1.8 mV/C CMOS buffer: -0.6 mV/C This provides some temperature tracking, but worst case is cold temperature.

Table 3. Design Constraints for Side A

3.3.4. I²C Isolator Design Considerations

These considerations will help to determine which side of the bus should be connected to the isolator A side. Ideally, it should be the side which:

- Is compatible with the range of bus pull up specified by the manufacturer. For example, the Si86S60x isolators are normally used with a pull up of 0.5 mA to 3 mA.
- Has the highest input low level for devices on the bus. Some devices may specify an input low of 0.9 V and other devices might require an input low of 0.3 x Vdd. Assuming a 3.3 V minimum power supply, the side with an input low of 0.3 x Vdd is the better side because this side has an input low level of 1.0 V.
- Has devices on the bus that can pull down below the isolator input low level. For example, the Si86S60x input level is 0.41 V. As most CMOS devices can pull to within 0.4 V of GND this is generally not an issue.
- Has the lowest noise. Due to the special logic levels, noise margins can be as low as 50 mV.
- Since Side A has lower noise margin and lower noise immunity, please try to avoid using Side A to connect multiple Si86S60x devices on the same bus.

3.3.5. Typical Application Schematics

The figures below illustrate typical circuit configurations using the Si86S600, Si86S602, Si86S605, and Si86S606.




Figure 8. Typical Si86S600 Application Diagram




Figure 9. Typical Si86S602 Application Diagram




Figure 10. Typical Si86S605 Application Diagram




Figure 11. Typical Si86S606 Application Diagram

3.4. Input and Output Characteristics for Non-I²C Digital Channels

The unidirectional Si86S60x inputs and outputs are standard CMOS drivers/receivers, including the ASCL input and BSCL output on the Si86S602 options. The nominal output impedance of an isolator driver channel is approximately 50 Ω , $\pm 40\%$, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. The following table details powered and unpowered operation of the Si86S60x's non-l²C digital channels.

Table 4. Si86S60x Operation Table

VI Input ^{1,2,3}	VDDI State ^{1,4,5}	VDDO State ^{1,4,5}	VO Output ^{1,2,3}	Comments
Н	Р	Р	Н	Normal operation.
L	Р	Р	L	Normal operation.
Х	UP	Р	L	Upon transition of VDDI from unpowered to powered, VO returns to the same state as VI in less than 1 μ s.
Х	Р	UP	Undetermined	Upon transition of VDDO from unpowered to powered, VO returns to the correct state within 0.3 ms. ⁶

- 1. VDDI and VDDO are the input and output power supplies. VI and VO are the respective input and output terminals.
- 2. X = not applicable; H = Logic High; L = Logic Low.
- 3. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.
- 4. Powered (P) state is defined as 3.0 V < VDD < 5.5 V.
- 5. Unpowered (UP) state is defined as VDD = 0 V.
- 6. Refer to Figure 5, "Device Behavior During Startup," on page 5. This shows the start-up time from unpowered state, below 1.7 V (RSTB) threshold to powered state, is 0.3 ms. If VDDO only dips below 2.1 V (VDDOK level in diagram below) but stays above RSTB level, the start-up time is 1 us.

4. Electrical Specifications

Table 5. Absolute Maximum Ratings¹

Parameter	Symbol	Min	Max	Unit
Storage temperature	T _{STG}	-65	150	°C
Operating temperature	T _A	-40	125	°C
Junction temperature	T _J	_	150	°C
Supply voltage	AVDD, BVDD	-0.5	7.0	V
Supply voltage ramp-up	AVDD, BVDD	_	1	V/µs
Input voltage	V _I	-0.5	VDD + 0.5	V
Output voltage	V _O	-0.5	VDD + 0.5	V
Output current drive (non-I ² C channels)	I _O	-10	+10	mA
Side A output current drive (I ² C channels)	I _O	-15	+15	mA
Side B output current drive (I ² C channels)	I _O	-75	+75	mA
	НВМ	_	8	kV
ESD	CDM	_	2	kV
	IEC 61000-4-2 contact discharge ²	_	8000	V
Lead solder temperature (10s)		_	260	°C

^{1.} Exposure to maximum rating conditions for extended periods may reduce device reliability. Exceeding any of the limits listed here may result in permanent damage to the device.

ESD Handling: Industry-standard ESD handling precautions must be adhered to at all times to avoid damage to this device.

Table 6. Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Junction operating temperature	T _J	_	_	150	°C
Ambient operating temperature	T _A	-40	25	125	°C

^{2.} Test is performed across the isolation barrier with device in a two terminal configuration, with pins on each side shorted together. Tested per IEC 61000-4-2 contact discharge.

Table 7. Si86S60x Power Characteristics 3.0 V < VDD < 5.5 V. T_A = -40 to +125 °C. Typical specs at 25 °C and 5.0 V VDD

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
Si86S600 Supply Current									
AVDD current BVDD current	AIDD BIDD	All channels = 0 dc	_	4.4 3.3	5.1 4.0				
AVDD current BVDD current	AIDD BIDD	All channels = 1 dc		2.8 2.0	3.4 2.5	mA			
AVDD current BVDD current	AIDD BIDD	All channels = 1.7 MHz		3.6 2.7	4.3 3.4	-			
	1	Si86S602 Supply Curren	t	•	•	•			
AVDD current BVDD current	AIDD BIDD	All channels = 0 dc	_	3.6 2.6	4.3 3.2				
AVDD current BVDD current	AIDD BIDD	All channels = 1 dc	_	2.1 1.9	2.6 2.5	mA			
AVDD current BVDD current	AIDD BIDD	All channels = 1.7 MHz		2.9 2.3	3.4 2.9	-			
	1	Si86S605 Supply Curren	t	•	•	•			
AVDD current BVDD current	AIDD BIDD	All non-l ² C channels = 0 All l ² C channels = 1	_	3.6 2.8	4.5 3.7				
AVDD current BVDD current	AIDD BIDD	All non-l ² C channels = 1 All l ² C channels = 0	_	5.8 4.7	7.4 6.2	mA			
AVDD current BVDD current	AIDD BIDD	All non-I ² C channels = 0.5 MHz All I ² C channels = 1.7 MHz		4.7 3.8	5.9 4.9	-			
	1	Si86S606 Supply Curren	t	•	•	•			
AVDD current BVDD current	AIDD BIDD	All non-I ² C channels = 0 All I ² C channels = 1	=	3.0 3.2	3.8 4.2				
AVDD current BVDD current	AIDD BIDD	All non-I ² C channels = 1 All I ² C channels = 0	_	5.8 4.7	7.1 5.8	mA			
AVDD current BVDD current	AIDD BIDD	All non-l ² C channels = 0.5 MHz All l ² C channels = 1.7 MHz		4.5 3.9	5.4 5.1	1			

Table 8. Si86S60x Electrical Characteristics for Bidirectional I²C Channels 3.0V < VDD < 5.5 V. T_A = -40 to +125 °C. Typical specs at 25 °C unless otherwise noted

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Logic levels side A Logic input threshold ¹ Logic low output voltages Input/output logic low level dif- ference ²	I2CV _{IL} (Side A) I2CV _{OL} (Side A) I2CΔV (Side A)	IASDA, IASCL (>0.5 mA, <3.0 mA)	390 580 60	_ _ _	580 730 —	mV
Logic levels side B						
Logic low input voltage Logic high input voltage Logic low output voltage	I2CV _{IL} (Side B) I2CV _{IH} (Side B) I2CV _{OL} (Side B)	IBSCL = 35 mA	 0.7*BVDD 	_ _ _	0.3*BVDD — 0.5	V
SCL and SDA logic high leakage	IASDA, IBSDA IASCL, IBSCL	ASDA, ASCL = AVDD BSDA, BSCL = BVDD	_	4.0	7.0	μΑ
Pin capacitance ASDA, BSDA, ASCL, BSCL	CA CB		_	10 10		pF
		Timing Specifications		•		
Maximum I ² C bus frequency	Fmax		_	_	1.7	MHz
Propagation delay		No bus capacitance See Figure 14 on page 18				
5 V Operation						
Side A to side B rising ³	t _{PHAB}	R1 = 1400 Ω	_	23.0	29.0	
Side A to side B falling	t _{PLAB}	R1 = 1400 Ω	_	15.0	19.5	
Side B to side A rising	t _{PHBA}	R2 = 499 Ω	_	44.5	53.5	
Side B to side A falling	t _{PLBA}	R2 = 499 Ω	_	13.0	18.5	ns
3.3 V Operation						
Side A to side B rising	t _{PHAB}	R1 = 806 Ω	_	26.0	34.0	
Side A to side B falling	t _{PLAB}	R1 = 806 Ω	_	15.5	22.5	
Side B to side A rising	t _{PHBA}	R2 = 499 Ω	_	30.5	38.0	
Side B to side A falling	t _{PLBA}	R2 = 499 Ω	_	17.0	28.0	
Pulse width distortion		No bus capacitance See Figure 12 on page 16				
PWD = tPHAB - tPLAB and tPHBA - tPLBA						
5 V Operation						
Side A low to side B low ⁴	PWDAB	R1 = 1400 Ω	_	8.0	11.0	ns
Side B low to side A low	PWDBA	R2 = 499 Ω	_	32.0	36	
3.3 V operation						
Side A low to side B low ⁴	PWDAB	R1 = 806 Ω	_	10.0	14.0	
Side B low to side A low	PWDBA	R2 = 499 Ω	_	14.0	17	

V_{IL} < 0.410 V, V_{IH} > 0.540 V.
 I2CΔV (Side A) = I2CV_{OL} (Side A) – I2CVT (Side A). To ensure no latch-up on a given bus, I2CΔV (Side A) is the minimum difference between the output logic low level of the driving device and the input logic threshold.

^{3.} Side A measured at 0.6 V.

Table 9. Electrical Characteristics for Unidirectional Non-I 2 C Digital Channels (Si86S602/05/06) 3.0 V < VDD < 5.5 V. $T_A = -40$ to +125 °C. Typical specs at 25 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input hysteresis	VHYS		0.1*xVDD	_	_	V
High level input voltage	V _{IH}		0.7*xVDD	_	_	V
Low level input voltage	V _{IL}		_	_	0.3*xVDD	V
High level output voltage	V _{OH}	loh = –4 mA	AVDD, BVDD -0.4	_	_	V
Low level output voltage	V _{OL}	lol = 4 mA	_	_	0.4	V
Input leakage current	IL		-10	_	+10	μΑ
Output impedance	z _o		_	50	_	Ω
		Timing Characteristics		•		•
Maximum data rate			0	_	150	Mbps
Minimum pulse width		Minimum pulse width guaranteed to be transmitted to the output.	6.7	_	_	ns
Propagation delay	t _{PHL} , t _{PLH}	See Figure 12 on page 16 and Figure 14 on page 18	6	10	15	ns
Pulse width distortion tPLH – tPHL	PWD	See Figure 12 on page 16 and Figure 14 on page 18	_	_	3	ns
Propagation delay skew ¹	t _{PSK(P-P)}		_	2.0	4.5	ns
Channel-channel skew	t _{PSK}		_	1.5	4	ns
Output rise time	t _r	C3 = 15 pF See Figure 12 on page 16 and Figure 14 on page 18	_	2.5	_	ns
Output fall time	t _f	C3 = 15 pF See Figure 12 on page 16 and Figure 14 on page 18	_	2.5	_	ns
Peak eye diagram jitter	t _{JIT(PK)}		_	350	_	ps

^{1.} t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.

Table 10. Electrical Characteristics for All I^2C and Non- I^2C Channels 3.0 V < VDD < 5.5 V. $T_A = -40$ to +125 °C. Typical specs at 25 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD undervoltage threshold	VDDUV+	VDD1, VDD2 rising	2.10	2.18	2.25	V
VDD undervoltage threshold	VDDUV-	VDD1, VDD2 falling	1.98	2.05	2.12	V
VDD undervoltage hysteresis	VDDHYS		105	131	160	mV
Common mode transient immunity	СМТІ	VI = VDD or 0 V VCM = 1500 V (See Figure 13 on page 17)	100	_	_	kV/μs
Input power loss to valid default output	t _{SD}	See Figure 6 on page 6	_	8	12	ns
Start-up time ¹	t _{START}	See Figure 6 on page 6	_	_	300	μs

 $^{{\}bf 1.} \quad {\bf Start}\hbox{-}{\bf up time is the time period from the application of power to valid data at the output.}$




Figure 12. Propagation Delay Timing for Uni-Directional Channels




Figure 13. Common-Mode Transient Immunity Test Diagram




Figure 14. Simplified Timing Test Diagram

5. Safety Certifications and Specifications

Table 11. Regulatory Information (Pending)¹

CSA

The Si86S60x is certified under CSA. For more details, see Master Contract Number 232873.

62368-1: Up to $600\,V_{RMS}$ reinforced insulation working voltage; up to $1000\,V_{RMS}$ basic insulation working voltage.

60601-1: Up to 250 $\ensuremath{V_{RMS}}$ working voltage and 2 MOPP (Means of Patient Protection).

VDF

The Si86S60x is certified under VDE. For more details, see File 5028467.

60747-17: Up to 2121 Vpeak for reinforced insulation working voltage.

UL

The Si86S60x is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to $6.0 \ \text{kV}_{\text{RMS}} \ \text{V}_{\text{ISO}}$ isolation voltage for basic protection.

cqc

The Si86S60x is certified under GB4943.1.

Rated up to 250 V_{RMS} reinforced insulation working voltage at 5000 meters tropical climate.

Table 12. Insulation and Safety-Related Specifications

Parameter	Symbol	Test	Value				Unit
raiailietei	Symbol	Condition	WB SOIC-16	QSOP-16	SSO-8	NB SOIC-8	Oilit
Nominal external air gap (clearance)	CLR		8.0	3.6	8.0	3.9	mm
Nominal external tracking (creepage)	CRP		8.0	3.6	8.0	3.9	mm
Minimum internal gap (internal clearance)	DTI		0.036	0.036	0.036	0.036	mm
Tracking resistance	CTI or PTI	IEC60112	600	600	600	600	V _{RMS}
Erosion depth	ED		0.019	0.031	0.019	0.04	mm
Resistance (input-output) ¹	R _{IO}	Test voltage = 500 V, 25 °C	10 ¹²	10 ¹²	10 ¹²	10 ¹²	Ω
Capacitance (Input-Output) ¹	C _{IO}	f = 1 MHz	2.0	2.0	1.0	1.0	pF
Input capacitance ²	C _I		4.0	4.0	4.0	4.0	pF

^{1.} To determine resistance and capacitance, the Si86Sx is converted into a 2-terminal device. Pins on Side A are shorted together to form the first terminal and pins on Side B are shorted together to form the second terminal. The parameters are then measured between these two terminals.

Table 13. IEC 60664-1 Ratings

Parameter	Test Conditions	Specification					
rarameter	rest conditions	WB SOIC-16	QSOP-16	SSO-8	NB SOIC-8		
Material group		1	1	1	I		
	Rated mains voltage ≤ 150 V _{RMS}	I-IV	I-IV	I-IV	I-IV		
Overvoltage category	Rated mains voltage ≤ 300 V _{RMS}	I-IV	1-111	I-IV	1-111		
Overvoitage category	Rated mains voltage ≤ 600 V _{RMS}	I-IV	1-11	I-IV	1-11		
	Rated mains voltage ≤ 1000 V _{RMS}	1-111	1	1-111	I		

^{1.} For more information, see Ordering Information.

Measured from input pin to ground.

Table 14. IEC 60747-17 Insulation Characteristics for Si86S60x ¹

			Charac	teristic		
Parameter Symb		Test Condition	WB SOIC-16/ SSO-8	NB SOIC-8/ QSOP-16	Unit	
Maximum working isolation voltage	V _{IOWM}	According to Time-Dependent Dielectric Breakdown (TDDB) Test	1500	445	V _{RMS}	
Maximum repetitive isolation voltage	V _{IORM}	According to Time-Dependent Dielectric Breakdown (TDDB) Test	2121	630	V _{peak}	
Apparent charge	q _{pd}	Method b: At routine test (100% production) and preconditioning (type test); $V_{ini} = 1.2 \times V_{IOTM}, tini = 1 \text{ s}; \\ V_{pd(m)} = 1.875 \times V_{IORM}, tm = 1 \text{ s} \\ (method b1) \text{ or } V_{pd(m)} = V_{ini}, tm = tini \text{ (method b2)}$	<u>≤</u> 5	<u>≤</u> 5	рC	
Maximum transient isolation voltage	V _{IOTM}	$\begin{aligned} & V_{TEST} = V_{IOTM}, \\ & t = 60 \text{ s (qualification);} \\ & V_{TEST} = 1.2 \text{ x } V_{IOTM}, \\ & t = 1 \text{ s (}100\% \text{ production)} \end{aligned}$	8484	5302/3535	V _{peak}	
Maximum surge isolation voltage	V _{IOSM}	Tested in oil with 1.3 x V_{IMP} or 10 kV minimum and 1.2 μ s/50 μ s profile	10400	10400	V_{peak}	
Maximum impulse voltage	V _{IMP}	Tested in air with 1.2 μs/50 μs profile	8000	5000	V _{peak}	
Isolation resistance	R _{IO_S}	T _{AMB} = T _S , V _{IO} = 500 V	>10 ⁹	>10 ⁹	Ω	
Pollution degree			2	2		
Climatic category			40/125/21	40/125/21		

^{1.} This coupler is suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

Table 15. UL 1577 Insulation Characteristics

			Characteristic		
Parameter	Symbol	Test Condition	WB SOIC-16/ SSO-8	NB SOIC-8/ QSOP-16	Unit
Maximum withstanding isolation voltage	V _{ISO}	$\begin{aligned} &V_{TEST} = V_{ISO}, \\ &t = 60 \text{ s (qualification);} \\ &V_{TEST} = 1.2 \text{ x } V_{ISO}, \\ &t = 1 \text{ s (100\% production)} \end{aligned}$	6000	3750/2500	V _{RMS}

Table 16. IEC 60747-17 Safety Limiting Values¹

Parameter Syn	Symbol Test Condition	Мах			Unit		
Tarameter		rest condition	WB SOIC-16	QSOP-16	SSO-8	NB SOIC-8	
Safety temperature	T _S		150	150	150	150	°C
Safety input, output, or supply current	I _S	Refer to θ_{JA} in Table 17, Thermal	345	311	253	221	mA
Safety input, output, or total power	P_{S}	Characteristics. $V_{DD} = 5.5 \text{ V}, T_{J} = 150 \text{ °C}, T_{A} = 25 \text{ °C}$	1894	1712	1389	1214	mW

^{1.} Maximum value allowed in the event of a failure; also see the thermal derating curves in Figure 15 on page 21, Figure 16 on page 21, Figure 17 on page 21, and Figure 18 on page 21

Table 17. Thermal Characteristics

Parameter	Symbol	WB SOIC-16	QSOP-16	SSO-8	NB SOIC-8	Unit
IC junction-to-air thermal resistance	θ_{JA}	66	73	90	103	
IC junction-to-board thermal resistance	θ_{JB}	35	43	47	45	
IC junction-to-case thermal resistance	θ_{JC}	24	31	27	26	°C/W
Thermal characterization parameter to report the difference between junction temperature and the temperature of the board measured at the top surface of the board	Ψ_{JB}	33	43	43	42	




Figure 15. WB SOIC-16 Thermal Derating Curve, Dependence Figure 16. QSOP-16 Thermal Derating Curve, Dependence of of Safety Limiting Current

Safety Limiting Current




Figure 17. SSO-8 Thermal Derating Curve, Dependence of Safety Limiting Current Safety Limiting Current

6. Typical Performance Characteristics

The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to the tables in Section 4. Electrical Specifications for more information.

Note that, for Figure 19, because of the closed-feedback loop anti-latch protection scheme, the Side A bus is driven by the isolator Side A output driver to stay at V_{OL} level for two periods of channel propagation delay when the controller on Side A bus releases the bus. The bump in Figure 19 illustrates the transition process. The I^2C bus is at a low state, and both Side A and B outputs of the isolator are low. When the controller on Side A releases the bus by outputting Hi-Z, the Side A bus is held by the isolator Side A output driver to be at V_{OL} level, which is greater than the input threshold V_{IL} level by design. This triggers the Side B output driver to release the Side B bus after a propagation delay, which, in turn, triggers the Side A output driver to release the Side A bus by another propagation delay. After that, the Side A bus will be pulled up to AVDD level by the external pull-up resistor.




Figure 21. I²C Side B Pulling Up

Figure 22. I²C Side B Pulling Down




Figure 23. Non-I²C Channel Propagation Delay vs. Temperature

7. Package Handling Information

Since the device package is sensitive to moisture absorption, it is baked and vacuum packed before shipping. Instructions on the shipping container label regarding exposure to moisture after the container seal is broken must be followed. Otherwise, problems related to moisture absorption may occur when the part is subjected to high temperature during solder assembly. The Si86S60x are rated to Moisture Sensitivity Level 2 (MSL2) at 260 °C for all packages except SSO-8 and WB SOIC-16, which are rated to Moisture Sensitivity Level 2A (MSL2A) at 260 °C. They can be used for lead or lead-free soldering. For additional information, refer to Skyworks Application Note, "PCB Design and SMT Assembly/Rework Guidelines," Document Number 101752. Care must be taken when attaching this product, whether it is done manually or in a production solder reflow environment. Refer to Standard SMT Reflow Profiles: JEDEC Standard J-STD-020.

8. Package Outline

8.1. Package Outline (WB SOIC-16)




Figure 24. WB SOIC-16

Table 18. WB SOIC-16 Package Diagram Dimensions 1,2,3,4

Dimension	Min	Max	
A	_	2.65	
A1	0.10	0.30	
A2	2.05	_	
b	0.31	0.51	
С	0.20	0.33	
D	1	0.30 BSC	
E	10.30 BSC		
E1	7.50 BSC		
e	1.27 BSC		
L	0.40	1.27	
h	0.25	0.75	
θ	0°	8°	
aaa	_	0.10	
bbb	_	0.33	
ссс	_	0.10	
ddd	_	0.25	
eee	_	0.10	
fff	_	0.20	

^{1.} All dimensions shown are in millimeters (mm) unless otherwise noted.

^{2.} Dimensioning and tolerancing per ANSI Y14.5M-1994.

^{3.} This drawing conforms to JEDEC Outline MS-013, Variation AA.

^{4.} Recommended reflow profile per JEDEC J-STD-020 specification for small body, lead-free components.

8.2. Package Outline (QSOP-16)




Table 19. QSOP-16 Package Diagram Dimensions^{1, 2, 3, 4}

Dimension	Min	Max	
A	_	1.75	
A1	0.10	0.25	
A2	1.25	_	
b	0.20	0.30	
С	0.17	0.25	
D	4.89 BSC		
E	6.00 BSC		
E1	3.90 BSC		
e	0.635 BSC		
L	0.40	1.27	
L2	0.25	BSC	
h	0.25	0.50	
θ	0°	8°	
aaa	0.10		
bbb	0.20		
ссс	0.10		
ddd	0.25		

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.

- Air dimensioning and main initial meters (min dimensioning and Tolerancing per ANSI Y14.5M-1994.
 This drawing conforms to the JEDEC Solid State Outline MO-137, Variation AB.
 Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.3. Package Outline (SSO-8)




Figure 26. SSO-8 Package

Table 20. SSO-8 Package Diagram Dimensions 1, 2, 3

Dimension	MIN	MAX
A	2.49	2.79
A1	0.36	0.46
b	0.30	0.51
С	0.20	0.33
D	5.74	5.94
E	11.25	11.76
E1	7.39	7.59
е	1.27	7 BSC
L	0.51	1.02
h	0.25	0.76
θ	0°	8°
aaa		0.25
bbb		0.25
ссс		0.10

All dimensions shown are in millimeters (mm) unless otherwise noted.
 Dimensioning and Tolerancing per ANSI Y14.5M-1994.
 Recommended reflow profile per JEDEC J-STD-020C specification for small body, lead-free components.

8.4. Package Outline (NB SOIC-8)




Figure 27. NB SOIC-8 Package

Table 21. NB SOIC-8 Package Diagram Dimensions^{1, 2, 3, 4}

Dimension	Min	Max
A	1.35	1.75
A1	0.10	0.25
A2	1.40 REF	1.55 REF
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27	BSC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

^{1.} All dimensions shown are in millimeters (mm) unless otherwise noted.

Air difficults shown a First minimeters (min) unless otherwise noted.
 Dimensioning and Tolerancing per ANSI Y14.5M-1982.
 This drawing conforms to JEDEC Outline MS-102.
 Recommended card reflow profile is per the JEDEC/IPC J-STD-020B specification for Small Body Components.

9. Land Pattern

9.1. Land Pattern (WB SOIC-16)




Figure 28. WB SOIC-16 PCB Land Pattern

Table 22. WB SOIC-16 Land Pattern Dimensions^{1, 2}

Dimension	Feature	(mm)
C1	Pad Column Spacing	9.80
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.60

^{1.} This Land Pattern Design is based on IPC-7351 pattern SOIC127P1032X265-16AN for Density Level B (Median Land Protrusion).

^{2.} All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

9.2. Land Pattern (QSOP-16)




Figure 29. QSOP-16 PCB Land Pattern

Table 23. QSOP-16 Land Pattern Dimensions^{1, 2}

Dimension	Feature	mm
C1	Pad column spacing	5.40
E	Pad row pitch	0.635
X1	Pad width	0.40
Y1	Pad length	1.55

This Land pattern design is based on IPC-7351 pattern SOP63P602X173-16N for Density Level B (Median Land Protrusion).
 All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

9.3. Land Pattern (SSO-8)




Figure 30. SSO-8 Land Pattern

Table 24. SSO-8 Land Pattern Dimensions

Symbol	mm
C1	10.60
E	1.27
X1	0.60
Y1	1.85

General:

- 1. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is based on Fabrication Allowance of 0.05 mm.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.

Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.4. Land Pattern (NB SOIC-8)




Figure 31. NB SOIC-8 Land Pattern

Table 25. NB SOIC-8 Land Pattern Dimensions

Symbol	mm
C1	5.40
E	1.27
X1	0.60
Y1	1.55

General:

- 1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X173-8N for Density Level B (Median Land Protrusion).
- 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

10. Top Marking

10.1. Top Marking (WB SOIC-16)




Figure 32. WB SOIC-16 Top Marking

Table 26. WB SOIC-16 Top Marking Explanation

Line 1 marking:	Base part number ordering options (See Section 11. Ordering Information for more information)	Si86S = Isolator product series F = product family
		6 = Industry standard footprint
		XY= Channel configuration
		05 = Bi-directional SDA and SCL; 1 forward and 1 reverse uni-directional
		06 = Bi-directional SDA and SCL; 2 forward uni-directional
		U = Speed grade
		A = 1.7 MHz
		V = Isolation rating
		$E = 6.0 \text{ kV}_{RMS}$
Line 2 Marking:	YY	Year of manufacturing at assembly house
	ww	Work week of manufacturing at assembly house
	ТТТТТТ	Manufacturing code from assembly house
Line 3 marking:	Circle = 1.5 mm diameter (center justified)	"e4" Pb-Free Symbol
	CC	Country of Origin ISO Code Abbreviation
Note: Automotive-grade part numbers are	e indicated on the shipping label.	•

10.2. Top Marking (QSOP-16)




Figure 33. QSOP-16 Top Marking

Table 27. QSOP-16 Top Marking Explanation

Line 1 marking:	Base part number ordering options (See Section 11. Ordering Information for more information)	SiS = Si86S Isolator product series F = product family	
		6 = Industry standard footprint	
		XY= Channel configuration	
		05 = Bi-directional SDA and SCL; 1 forward and 1 reverse uni-directional	
		06 = Bi-directional SDA and SCL; 2 forward uni-directional	
		U = Speed grade	
		A = 1.7 MHz	
		V = Isolation rating	
		B = 2.5 kV _{RMS}	
Line 2 marking:	TTTTTT	Manufacturing code from assembly house	
Line 3 marking:	YY	Year of manufacturing at assembly house	
	WW	Work week of manufacturing at assembly house	
Note: Automotive-grade part numbers are indicated on the shipping label.			

10.3. Top Marking (SSO-8)




Figure 34. SSO-8 Top Marking

Table 28. SSO-8 Top Marking Explanation

		SiS = Si86S Isolator product series F = product family		
		6 = Industry standard footprint		
		XY = Channel configuration		
Line 1 marking:	Base part number ordering options (See Section 11. Ordering Information for more information)	00 = Bi-directional SDA and SCL 02 = Bi-directional SDA and uni-directional SCL		
	information)	U = Speed grade		
		A = 1.7 MHz		
		V = Isolation rating		
		$E = 6.0 \text{ kV}_{RMS}$		
Line 2 Marking:	ТТТТТТ	Manufacturing code from assembly house		
Line 2 marking	YY	Year of manufacturing at assembly house		
Line 3 marking:	WW	Work week of manufacturing at assembly house		

10.4. Top Marking (NB SOIC-8)




Figure 35. NB SOIC-8 Top Marking

Table 29. NB SOIC-8 Top Marking Explanation

6 = Industry standard footprint XY = Channel configuration ordering options g Information for more ation) 6 = Industry standard footprint XY = Channel configuration 00 = Bi-directional SDA and SCL 02 = Bi-directional SDA and uni-directional SCL U = Speed grade
ordering options g Information for more ation) 00 = Bi-directional SDA and SCL 02 = Bi-directional SDA and uni-directional SCL
g Information for more ation) 02 = Bi-directional SDA and uni-directional SCL
duon)
o – Speed grade
A = 1.7 MHz
V = Isolation rating
C = 3.75 kV _{RMS}
TTT Manufacturing code from assembly house
Y Year of manufacturing at assembly house
•

11. Ordering Information

Industrial and Automotive Grade Ordering Part Numbers (OPNs)

Industrial-grade devices (part numbers having an "-I" in their suffix) are built using well-controlled, high-quality manufacturing flows to ensure robustness and reliability. Qualifications are compliant with JEDEC, and defect reduction methodologies are used throughout definition, design, evaluation, qualification, and mass production steps.

Automotive-grade devices (part numbers having an "-A" in their suffix) are built using automotive-specific flows and additional statistical process controls at all steps in the manufacturing process, to ensure robustness and low defectivity. These devices are supported with AIAG-compliant Production Part Approval Process (PPAP) documentation, and feature International Material Data System (IMDS) and China Automotive Material Data System (CAMDS) listings. Qualifications are compliant with AEC-Q100, and a zero-defect methodology is maintained throughout definition, design, evaluation, qualification, and mass production steps. Automotive-Grade devices (with an "-A" suffix) are identical in construction materials, topside marking, and electrical parameters to their Industrial-Grade (with an "-I" suffix) version counterparts.

Refer to Top Marking section for product decoder.

Table 30. Ordering Guide 1, 2, 3, 4

Ordering Part Number (OPN)	Automotive OPNs ⁵	Number of Bidirectional I ² C Channels	Number of Unidirectional Non- I ² C Channels	Isolation Rating (kV _{RMS})	Package
Si86S600AC-IS	Si86S600AC-AS	2	0	3.75	NB SOIC-8
Si86S600AE-IS4	Si86S600AE-AS4	2	0	6	SSO-8
Si86S602AC-IS	Si86S602AC-AS	1	1	3.75	NB SOIC-8
Si86S602AE-IS4	Si86S602AE-AS4	1	1	6	SSO-8
Si86S605AB-IU	Si86S605AB-AU	2	1 Forward 1 Reverse	2.5	QSOP-16
Si86S605AE-IS2	Si86S605AE-AS2	2	1 Forward 1 Reverse	6	WB SOIC-16
Si86S606AB-IU	Si86S606AB-AU	2	2 Forward	2.5	QSOP-16
Si86S606AE-IS2	Si86S606AE-AS2	2	2 Forward	6	WB SOIC-16

^{1.} All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.

^{2. &}quot;Si" and "SI" are used interchangeably

^{3.} An "R" at the end of the part number denotes tape and reel packaging option.

^{4.} Temperature range is –40 to 125 °C.

^{5.} In the top markings of each device, the Manufacturing Code represented by "TTTTT" contains as its first character a letter in the range N through Z to indicate Automotive-Grade.

12. Revision History

Revision	Date	Description
В	August, 2023	Added clarification statement about Automotive grade products in Description section on front page. Added maximum ratings for output current in: Table 5, "Absolute Maximum Ratings," on page 12. Typo and formatting corrections made in: Table 14, "IEC 60747-17 Insulation Characteristics for Si86S60x," on page 20, Table 15, "UL 1577 Insulation Characteristics," on page 20, and Table 16, "IEC 60747-17 Safety Limiting Values," on page 20. Updated "9.1. Land Pattern (WB SOIC-16)" on page 30.
Α	April, 2023	Reformatted to new standards.

Copyright © 2023, Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5°, SkyOne°, SkyBlue™, Skyworks Green™, ClockBuilder°, DSPLL°, ISOmodem°, ProSLIC°, SiPHY°, and RFelC° are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.



DATA SHEET

Si86S61x/S62x/SOx: Single and Dual Channel Digital Isolators

Industrial Applications

- Industrial automation systems
- Medical electronics
- Isolated switch mode supplies
- Isolated ADC, DAC
- Motor control
- Power inverters
- Communications systems

Automotive Applications

- · Onboard chargers
- Battery management systems
- Charging stations
- Traction inverters
- Hybrid electric vehicles
- Battery electric vehicles

Features

- High-speed operation: DC to 150 Mbps
- No start-up initialization required
- Wide supply voltage: 2.25 to 5.5 V
- Up to 6000 V_{RMS} isolation
- Reinforced IEC 60747-17 rating
- · High electromagnetic immunity
- Schmitt trigger + CMOS threshold inputs
- Selectable fail-safe mode:

 Default bisk and account (a)
 - Default high or low output (ordering option)
- Precise timing (typical)
 - 10 ns propagation delay
 - 3.5 ns pulse width distortion
- Transient Immunity of 100 kV/μs (min)





1

Skyworks Green[™] products are compliant with all applicable legislation and are halogen-free. For additional information, refer to *Skyworks Definition of Green*[™], document number SQ04–0074.

- AEC-Q100 qualification
- Wide temperature range
 - -40 to +125 °C
- RoHS-compliant packages
 - NB SOIC-8
 - SSO-8
- Automotive-grade OPNs available
 - AIAG compliant PPAP documentation support
 - IMDS and CAMDS listing support

Safety Regulatory Approvals (Pending)

- UL 1577 recognized
 - Up to 6000 V_{RMS} for 1 minute
- CSA certification conformity
 - 62368-1, 60601-1 (reinforced insulation)
- VDE certification conformity
 - 60747-17 (reinforced insulation)
- CQC certification approval, GB4943.1

Description

The Skyworks family of robust, low-power digital isolators are CMOS devices offering substantial data rate, propagation delay, power, size, reliability, and external BOM advantages over legacy isolation technologies. All versions have CMOS thresholds and Schmitt trigger inputs for high noise immunity and only require VDD bypass capacitors. Data rates up to 150 Mbps are supported, and all devices achieve typical propagation delays of 10 ns. This family includes inverted output product options. Options also include a choice of isolation ratings (3.75 and 6 kV_{RMS}) and options for fail-safe operating mode to control the default output state during power loss. All products are safety certified by UL, CSA, VDE, and CQC. Products in wide-body packages support voltages of 6.0 kV_{RMS} with 1 minute withstand capability per UL 1577. Automotive Grade is available. These products are built using automotive-specific flows at all steps in the manufacturing process to ensure the robustness and low defectivity required for automotive applications.

1. Pin Descriptions




Figure 1. Si86S61x/2x/Ox Pinout

Table 1. Si86S61x/2x/Ox Pin Description

Name	Туре	Description
VDD1	Supply	Side A power supply
GND1	GND1 Ground Side A g	
A1 – A2	Digital I/O	Side A digital I/O
NC	No connect	Do not connect pin
GND2	Ground	Side B ground
B1 – B2	Digital I/O	Side B digital I/O
VDD2	Supply	Side B power supply

2. Technical Description

2.1. Theory of Operation

The operation of an Si86S61x/2x/Ox channel is analogous to an optocoupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si86S61x/2x/Ox channel is shown in Figure 2.




Figure 2. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying.

The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and improved immunity to magnetic fields, see Figure 3.




Figure 3. Modulation Scheme

3. Device Operation and System Overview

Device behavior during start-up, normal operation, and shutdown is shown below, where UVLO+ and UVLO- are the respective positive-going and negative-going thresholds. Refer to the following table to determine outputs when power supply (VDD) is not present.

VI Input ^{1,2,3}	VDDI State ^{1,4,5}	VDDO State ^{1,4,5}	VO Output ^{1,2,3}	Comments
Н	Р	Р	H/L	Normal operation for Si86S6x/SOx options. The Si86SOx options are
L	Р	Р	L/H	inverting outputs.
Y	UP	D	L ⁶	Default low options.
^	OF .	r	H ⁶	Default high options.
Х	Р	UP	UD ⁷	Upon transition of VDDO from un-powered to powered, $V_{\rm O}$ returns to correct state. Refer to Note 7 below.

Table 2. Si86S6x/Ox Logic Operation

- 1. VI and VO are the input and output terminals of any one channel. VDDI and VDDO are the power supplies on the respective input and output sides.
- 2. X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
- 3. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.
- 4. "Powered" state (P) is defined as 2.25 V < VDD < 5.5 V.
- 5. "Unpowered" state (UP) is defined as VDD < 2.25 V.
- 6. This is the selectable fail-safe operating mode (ordering option). Some devices have default output state = H, and some have default output state = L. For default high devices, the data channels have pull-ups on inputs/outputs. For default low devices, the data channels have pull-downs on inputs/outputs.
- 7. UD = Undetermined. Refer to "Timing diagram for startup" below notes section, the start-up time from un-powered state, below 1.7 V (RSTB) threshold to powered state, is 0.3 ms. If VDDO only dips below 2.1 V but stays above RSTB level, the start-up time is 1 μs.

3.1. Device Startup, UVLO, and Reset Functionality

Outputs are held low during power-up until VDD is above the UVLO threshold for time period tSTART. Following this, the outputs follow the states of inputs. The start-up time of the device is estimated to be 0.3 ms due to the device initialization time. During this time, the outputs will have a $100~\text{k}\Omega$ pulldown resistor that will pull the outputs low. After stabilization, the outputs will transition to the default output state indicated by the particular product option.

Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its specified operating circuits range. Side A and Side B each have their own undervoltage lockout monitors. Each side can enter or exit UVLO independently. For example, referring to the figure below, Side A unconditionally enters UVLO when VDD1 falls below VDD1(UVLO—) and exits UVLO when VDD1 rises above VDD1(UVLO+). Side B operates the same as Side A with respect to its VDD2 supply.

Along with UVLO, each side has its own self biased circuitry that can detect supply going low enough and issue a complete reset of the part. This is done to avoid loss of device configuration for the particular product option. Referring to the figure below, Side A goes into reset as soon as VDD1 goes below RSTB- (~1.7 V) and comes out of reset when VDD1 goes above RSTB+. When the supply voltage is above RSTB+ the device configuration is reloaded. Side B operates the same as Side A with respect to its VDD2 supply.




Figure 4. Startup Device Behavior




Figure 5. Device Behavior During Normal Operation

3.2. Layout Considerations

To ensure safety in the end-user application, high-voltage circuits (i.e., circuits with >30 VAC) must be physically separated from the safety extra-low-voltage circuits (SELV is a circuit with <30 VAC) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and provide a sufficiently large high voltage breakdown protection rating (commonly referred to as working voltage protection). These requirements also detail the component standards (UL1577, IEC 60747-17), which are readily accepted by certification bodies to provide proof for end-system specifications requirements. Refer to the end-system specification (61010-1, 62368-1, 60601-1, etc.) requirements before starting any design that uses a digital isolator.

3.2.1. Supply Bypass

The Si86S61x/2x/Ox family requires 0.1 and 10 μ F bypass capacitors between VDD1 and GND1 and VDD2 and GND2. The capacitor should be placed as close as possible to the package. To enhance the robustness of a design, the user may also include resistors (50 to 300 Ω) in series with the inputs and outputs if the system is excessively noisy.

3.2.2. Output Pin Termination

The nominal output impedance of an isolator driver channel is approximately 50 Ω , $\pm 40\%$, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled-impedance PCB traces.

3.3. Fail-Safe Operating Mode

7

Si86S61x/2x/Ox devices feature a selectable (by ordering option) mode whereby the default output state (when the input supply is not powered) can either be a logic high or logic low when the output supply is powered. See Table 2 for more information.

3.4. Device Features and System Overview

3.4.1. Input Noise Filters with Deglitch Times of 36 ns

The Si86S62x family is orderable with input deglitch filters which have delay times of 36 ns. These filters remove undesirable noise pulses (glitches) from the input signal so that the isolator only produces an output for a valid input. Any input pulse which lasts less than the deglitch time will not be passed by the filter. Any other input pulse will be passed by the filter and delayed by the filter delay time, as shown below. Figure 6 shows a positive noise pulse, but negative pulses will also be filtered out.




Figure 6. Input Noise Filter Functionality

4. Electrical Specifications

8

Table 3. Absolute Maximum Ratings¹

Parameter	Symbol	Min	Max	Unit
Storage temperature	T _{STG}	-65	150	°C
Operating temperature	T _A	-40	125	°C
Junction temperature	TJ	_	150	°C
Supply voltage	VDD1, VDD2	-0.5	7.0	V
Supply voltage ramp-up	VDD1, VDD2	_	1	V/µs
Input voltage	V _I	-0.5	VDD + 0.5	V
Output voltage	V _O	-0.5	VDD + 0.5	V
Output current drive	I _O	-10	+10	mA
	НВМ	_	8	kV
ESD	CDM	_	2	kV
	IEC 61000-4-2 contact discharge ²	_	8000	V
Lead solder temperature (10 s)		_	260	°C

^{1.} Exposure to maximum rating conditions for extended periods may reduce device reliability. Exceeding any of the limits listed here may result in permanent damage to the device.

ESD Handling: Industry-standard ESD handling precautions must be adhered to at all times to avoid damage to this device.

Table 4. Recommended Operating Conditions¹

Parameter	Symbol	Min	Тур	Max	Unit
Junction operating temperature	T _J	_	_	150	°C
Ambient operating temperature	T _A	-40	25	125	°C
Supply voltage	VDD1, VDD2	2.25	_	5.5	V

^{1.} The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage. The maximum junction temperature is a limitation, and the maximum ambient temperature for any given condition can be calculated as shown in 6.1. Estimating Maximum Ambient Temperature

Table 5. Electrical Characteristics (General)

 $T_A = -40$ to 125 °C, VDD1, VDD2 as specified in Recommended Operating Conditions Table above.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD undervoltage threshold	VDD _{UV+}	VDD1, VDD2 rising	2.10	2.18	2.25	V
VDD undervoltage threshold	VDD _{UV}	VDD1, VDD2 falling	1.98	2.05	2.12	V
VDD undervoltage hysteresis	VDD _{HYS}		105	131	160	mV
Input hysteresis	V _{HYS}		0.15 x VDDx	_	_	V
High level input voltage	V _{IH}		0.7 x VDDx	_	_	V
Low level input voltage	V _{IL}		_	_	0.3 x VDDx	V
High level output voltage	V _{OH}	I _{OH} = -4 mA	VDD1, VDD2-0.4	_	_	V
Low level output voltage	V _{OL}	I _{OL} = 4 mA	_	_	0.4	V
Output impedance	Z _O		_	50	_	Ω

^{2.} This test is performed across the isolation barrier with device in a two terminal configuration, with pins on each side shorted together. Tested per IEC 61000-4-2 contact discharge.

Table 6. Electrical Characteristics (VDD = 5.0 V) $VDD1 = 5.0 \pm 10\%, VDD2 = 5.0 V \pm 10\%, T_A = -40 to 125 ^{\circ}C$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si86S610Bx, Ex IDD1 IDD2 IDD1 IDD2		VI = 0(Bx), 1(Ex) VI = 0(Bx), 1(Ex) VI = 1(Bx), 0(Ex) VI = 1(Bx), 0(Ex)	-	0.46 0.97 1.05 1.00	0.54 1.20 1.22 1.22	mA
IDD1 IDD2		All inputs = 500 kHz square wave, $C_L = 15 pF$ on all outputs	_	0.75 1.01	0.88 1.24	mA
Si86S620/O20Bx, Ex IDD1 IDD2 IDD1 IDD1 IDD2		VI = 0(Bx), 1(Ex) VI = 0(Bx), 1(Ex) VI = 1(Bx), 0(Ex) VI = 1(Bx), 0(Ex)	_	0.52 1.54 1.69 1.60	0.62 1.93 1.97 1.97	mA
IDD1 IDD2		All inputs = 500 kHz square wave, C _L = 15 pF on all outputs	-	1.16 1.61	1.28 2.00	mA
Si86S621/O21Bx, Ex IDD1 IDD2 IDD1 IDD2		VI = 0(Bx), 1(Ex) VI = 0(Bx), 1(Ex) VI = 1(Bx), 0(Ex) VI = 1(Bx), 0(Ex)	ı	1.05 1.05 1.68 1.67	1.29 1.29 1.98 1.97	mA
IDD1 IDD2		All inputs = 500 kHz square wave, C _L = 15 pF on all outputs	_	1.39 1.39	1.67 1.67	mA
Si86S622Bx, Ex IDD1 IDD2 IDD1 IDD2		VI = 0(Bx), 1(Ex) VI = 0(Bx), 1(Ex) VI = 1(Bx), 0(Ex) VI = 1(Bx), 0(Ex)	_	1.04 1.04 1.68 1.66	1.28 1.28 2.01 1.98	mA
IDD1 IDD2		All Inputs = 500 kHz square wave, C _L = 15 pF on all outputs	_	1.39 1.37	1.69 1.66	mA
Timing Characteristics	1				I	
Data rate Si86SxxxB/Ex			_	_	150	Mbps
Data rate Si86SxxxF/Hx			-	-	10	Mbps
Pulse width Si86SxxxB/Ex		Minimum pulse width that is guaranteed to be transmitted to output.	6.7	_	_	ns
Pulse width Si86SxxxF/Hx		Minimum pulse width that is guaranteed to be transmitted to output.	100	-	_	ns
Propagation delay Si86SxxxB/Ex	t _{PHL} , t _{PLH}	See Propagation Delay Timing, Figure 7	5	9	13.5	ns
Pulse width distortion Si86SxxxB/Ex t _{PLH} = t _{PHL}	PWD	See Propagation Delay Timing, Figure 7	-	-	4.5	ns
Propagation delay skew part-to-part Si86SxxxB/Ex	t _{PSK(P-P)} ¹		_	2.0	4.5	ns
Channel-channel skew Si86SxxxB/Ex	t _{PSK}		ı	0.8	3	ns
Propagation delay Si86SxxxF/Hx	t _{PHL} , t _{PLH}	See Propagation Delay Timing, Figure 7	30.5	36	41.5	ns
Pulse width distortion Si86SxxxF/Hx t _{PLH} = t _{PHL}	PWD	See Propagation Delay Timing, Figure 7	-	-	4.5	ns
Propagation delay skew part-to-part Si86SxxxF/Hx	t _{PSK(P-P)}		_	2.0	4.5	ns
Channel-channel skew Si86SxxxF/Hx	t _{PSK}		_	0.7	3.5	ns
Output rise time	t _r	C _L = 15 pF See Propagation Delay Timing, Figure 7	_	2.5	_	ns
Output fall time	t _f	C_L = 15 pF See Propagation Delay Timing, Figure 7	_	2.5	_	ns

Table 6. Electrical Characteristics (VDD = 5.0 V) (Continued) VDD1 = 5.0 \pm 10%, VDD2 = 5.0 V \pm 10%, T_A = -40 to 125 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Peak eye diagram jitter	t _{JIT(PK)}		_	350	_	ps
Common mode Transient immunity Si86SxxxB/Ex Si86SxxxF/Hx	CMTI	See Figure 8. Common-Mode Transient Immunity Test Circuit VI = VDD or 0 V VCM = ±1500 V	100 150		_	kV/μs
Input power loss to valid default output	t _{SD}	See Device Behavior During Normal Operation, Figure 5	_	8.0	12	ns
Start-up time ²	t _{START}	See Device Behavior During Normal Operation, Figure 5	_	_	300	μs
Input leakage current	Ι _L		-8	_	+8	μΑ

^{1.} t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and fn ambient temperature.

Table 7. Electrical Characteristics (VDD = 3.3 V) VDD1 = 3.3 V $\pm 10\%$, VDD2 = 3.3 V $\pm 10\%$, T_A = -40 to 125 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si86S610Bx, Ex IDD1 IDD2 IDD1 IDD2		VI = 0(Bx), 1(Ex) VI = 0(Bx), 1(Ex) VI = 1(Bx), 0(Ex) VI = 1(Bx), 0(Ex)	_	0.43 0.94 1.02 0.97	0.50 1.17 1.19 1.19	mA
IDD1 IDD2		All Inputs = 500 kHz square wave, $C_L = 15 \text{ pF}$ on all outputs	_	0.72 0.75	0.84 0.88	mA
Si86S620/O20Bx, Ex IDD1 IDD2 IDD1 IDD1 IDD2		VI = 0(Bx), 1(Ex) VI = 0(Bx), 1(Ex) VI = 1(Bx), 0(Ex) VI = 1(Bx), 0(Ex)	_	0.49 1.51 1.66 1.57	0.58 1.89 1.92 1.93	mA
IDD1 IDD2		All Inputs = 500 kHz square wave, $C_L = 15 \text{ pF}$ on all outputs	_	1.07 1.11	1.24 1.28	mA
Si86S621/O21Bx, Ex IDD1 IDD2 IDD1 IDD2		VI = 0(Bx), 1(Ex) VI = 0(Bx), 1(Ex) VI = 1(Bx), 0(Ex) VI = 1(Bx), 0(Ex)	_	1.00 1.00 1.63 1.63	1.23 1.23 1.93 1.93	mA
IDD1 IDD2		All Inputs = 500 kHz square wave, $C_L = 15 \text{ pF on all outputs}$	_	1.34 1.34	1.61 1.61	mA
Si86S622Bx, Ex IDD1 IDD2 IDD1 IDD2		VI = 0(Bx), 1(Ex) VI = 0(Bx), 1(Ex) VI = 1(Bx), 0(Ex) VI = 1(Bx), 0(Ex)	_	1.03 1.03 1.65 1.63	1.26 1.26 1.97 1.97	mA
IDD1 IDD2		All Inputs = 500 kHz square wave, $C_L = 15 pF$ on all outputs	_	1.35 1.35	1.62 1.62	mA
Timing Characteristics	· L	<u>'</u>				ı
Data rate Si86SxxxB/Ex			_	_	150	Mbps
Data rate Si86SxxxF/Hx			_	_	10	Mbps
Pulse width Si86SxxxB/Ex		Minimum pulse width that is guaranteed to be transmitted to output.	6.7	_	_	ns
Pulse width Si86SxxxF/Hx		Minimum pulse width that is guaranteed to be transmitted to output.	100	_	_	ns
Propagation delay Si86SxxxB/Ex	t _{PHL} , t _{PLH}	See Propagation Delay Timing, Figure 7	5	9	14	ns

^{2.} Start-up time is the time period from the application of power to the appearance of valid data at the output. The device initialization time is included in the 300 µs specification.

Table 7. Electrical Characteristics (VDD = 3.3 V) (Continued) VDD1 = 3.3 V \pm 10%, VDD2 = 3.3 V \pm 10%, T_A = -40 to 125 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Pulse width distortion Si86SxxxB/Ex t _{PLH} - t _{PHL}	PWD	See Propagation Delay Timing, Figure 7	_	_	4.5	ns
Propagation delay skew part-to-part Si86SxxxB/Ex	t _{PSK(P-P)} ¹		_	2.0	4.5	ns
Channel-channel skew Si86SxxxB/Ex	t _{PSK}		_	0.7	4	ns
Propagation delay Si86SxxxF/Hx	t _{PHL} , t _{PLH}	See Propagation Delay Timing, Figure 7	30.5	36	41.5	ns
Pulse width distortion Si86SxxxF/Hx t _{PLH} - t _{PHL}	PWD	See Propagation Delay Timing, Figure 7	_	_	4.5	ns
Propagation delay skew part-to-part Si86SxxxF/Hx	t _{PSK(P-P)}		_	2.0	4.5	ns
Channel-channel skew Si86SxxxF/Hx	t _{PSK}		_	0.85	3.0	ns
Output rise time	t _r	C _L = 15 pF See Propagation Delay Timing, Figure 7	_	2.5	_	ns
Output fall time	t _f	C _L = 15 pF See Propagation Delay Timing, Figure 7	_	2.5	_	ns
Peak eye diagram jitter	t _{JIT(PK)}		_	350	_	ps
Common-mode transient immunity Si86SxxxB/Ex Si86SxxxF/Hx	СМТІ	See Common-Mode Transient Immunity Test Circuit, Figure 8 VI = VDD or 0 V VCM = ±1500 V	100 150	_	_ _	kV/μs
Input power loss to valid default output	t _{SD}	See Device Behavior During Normal Operation, Figure 5	_	8.0	12	ns
Start-up time ²	t _{START}	See Device Behavior During Normal Operation, Figure 5	-	_	300	μs
Input leakage current	ΙL		-7	_	+7	μΑ

^{1.} t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and fn ambient temperature.

Table 8. Electrical Characteristics (VDD = 2.5 V) IDD1 = 2.5 V \pm 10%, IDD2 = 2.5 V \pm 10%, T_A = -40 to 125 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si86S610Bx, Ex IDD1 IDD2 IDD1 IDD1 IDD2		VI = 0(Bx), 1(Ex) VI = 0(Bx), 1(Ex) VI = 1(Bx), 0(Ex) VI = 1(Bx), 0(Ex)	_	0.41 0.92 1.00 0.95	0.49 1.15 1.17 1.17	mA
IDD1 IDD2		All Inputs = 500 kHz square wave, $C_L = 15 \text{ pF}$ on all outputs	_	0.71 0.95	0.83 1.17	mA
Si86S620/O20Bx, Ex IDD1 IDD2 IDD1 IDD1 IDD1		VI = 0(Bx), 1(Ex) VI = 0(Bx), 1(Ex) VI = 1(Bx), 0(Ex) VI = 1(Bx), 0(Ex)	_	0.47 1.49 1.64 1.55	0.57 1.88 1.90 1.91	mA
IDD1 IDD2		All Inputs = 500 kHz square wave, $C_L = 15 pF$ on all outputs	_	1.06 1.54	1.22 1.92	mA
Si86S621/O21Bx, Ex IDD1 IDD2 IDD1 IDD1 IDD2		VI = 0(Bx), 1(Ex) VI = 0(Bx), 1(Ex) VI = 1(Bx), 0(Ex) VI = 1(Bx), 0(Ex)	_	1.00 1.00 1.63 1.63	1.23 1.22 1.92 1.92	mA

^{2.} Start-up time is the time period from the application of power to the appearance of valid data at the output. The device initialization time is included in the $300 \, \mu S$ specification.

Table 8. Electrical Characteristics (VDD = 2.5 V) (Continued) IDD1 = 2.5 V $\pm 10\%$, IDD2 = 2.5 V $\pm 10\%$, $T_A = -40$ to 125 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
IDD1 IDD2		All Inputs = 500 kHz square wave, $C_L = 15 \text{ pF}$ on all outputs	_	1.32 1.32	1.59 1.59	mA
Si86S622Bx, Ex IDD1 IDD2 IDD1 IDD2		VI = 0(Bx), 1(Ex) VI = 0(Bx), 1(Ex) VI = 1(Bx), 0(Ex) VI = 1(Bx), 0(Ex)	_	1.01 1.01 1.63 1.61	1.24 1.24 1.95 1.93	mA
IDD1 IDD2		All Inputs = 500 kHz square wave, $C_L = 15 \text{ pF}$ on all outputs	_	1.33 1.31	1.60 1.59	mA
Timing Characteristics						
Data rate Si86SxxxB/Ex			_	_	150	Mbps
Data rate Si86SxxxF/Hx			_	_	10	Mbps
Pulse width Si86SxxxB/Ex		Minimum pulse width that is guaranteed to be transmitted to output.	6.7	_	_	ns
Pulse width Si86SxxxF/Hx		Minimum pulse width that is guaranteed to be transmitted to output.	100	_	_	ns
Propagation delay Si86SxxxB/Ex	t _{PHL} , t _{PLH}	See Propagation Delay Timing, Figure 7	6.5	9.5	17	ns
Pulse width distortion Si86S6xxxB/Ex t _{PLH} = t _{PHL}	PWD	See Propagation Delay Timing, Figure 7	_	_	4.5	ns
Propagation delay skew part-to-part Si86SxxxB/Ex	t _{PSK(P-P)} ¹		_	2.0	4.5	ns
Channel-channel skew Si86SxxxB/Ex	t _{PSK}		_	0.65	3.5	ns
Propagation delay Si86SxxxF/Hx	t _{PHL} , t _{PLH}	See Propagation Delay Timing, Figure 7	31.5	36.5	45	ns
Pulse width distortion Si86SxxxF/Hx t _{PLH} - t _{PHL}	PWD	See Propagation Delay Timing, Figure 7	_	_	4.5	ns
Propagation delay skew part-to-part Si86SxxxF/Hx	t _{PSK(P-P)}		_	2.0	4.5	ns
Channel-channel skew Si86SxxxF/Hx	t _{PSK}		_	0.85	3	ns
Output rise time	t _r	C _L = 15 pF See Propagation Delay Timing, Figure 7	_	2.5	_	ns
Output fall time	t _f	C _L = 15 pF See Propagation Delay Timing, Figure 7	_	2.5	_	ns
Peak eye diagram jitter	t _{JIT(PK)}		_	350	_	ps
Common mode transient immunity Si86SxxxB/Ex	CMTI	See Common-Mode Transient Immunity Test Circuit, Figure 8 VI = VDD or 0 V	100	_	_	kV/μs
Si86SxxxF/Hx		VCM = ±1500 V	150	_	_	
Input power loss to valid default output	t _{SD}	See Device Behavior During Normal Operation, Figure 5	_	8.0	12	ns
Start-up time ²	t _{START}	See Device Behavior During Normal Operation, Figure 5	_	_	300	μs
Input leakage current	IL		-7	_	+7	μΑ
	L				.,	r~' `

^{1.} $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and fn

ambient temperature.

2. Start-up time is the time period from the application of power to the appearance of valid data at the output. The device initialization time is included in the 300 μs specification.




Figure 7. Propagation Delay Timing




Figure 8. Common-Mode Transient Immunity Test Circuit

5. Safety Certifications and Specifications

Table 9. Regulatory Information (Pending)¹

CSA

The Si86S61x/2x/Ox is certified under CSA. For more details, see Master Contract Number 232873.

62368-1: Up to $600\,V_{RMS}$ reinforced insulation working voltage; up to $1000\,V_{RMS}$ basic insulation working voltage.

60601-1: Up to 250 V_{RMS} working voltage and 2 MOPP (Means of Patient Protection).

VDE

The Si86S61x/2x/Ox is certified under VDE. For more details, see File 5028467.

60747-17: Up to 2121 Vpeak for reinforced insulation working voltage.

UL

The Si86S61x/2x/Ox is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 6.0 kV_{RMS} V_{ISO} isolation voltage for basic protection.

CQC

The Si86S61x/2x/Ox is certified under GB4943.1.

Rated up to 250 V_{RMS} reinforced insulation working voltage at 5000 meters tropical climate.

Table 10. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Va	lue	Unit
raiametei	Symbol	lest Condition	SSO-8	NB SOIC-8	Oiiit
Nominal external air gap (clearance)	CLR		8.0	3.9	mm
Nominal external tracking (creepage)	CRP		8.0	3.9	mm
Minimum internal gap (internal clearance)	DTI		0.036	0.036	mm
Tracking resistance	CTI or PTI	IEC60112	600	600	V_{RMS}
Erosion depth	ED		0.019	0.04	mm
Resistance (input-output) ¹	R _{IO}	Test voltage = 500 V at 25 °C	10 ¹²	10 ¹²	Ω
Capacitance (Input-Output) ¹	C _{IO}	f = 1 MHz	1.0	1.0	pF
Input capacitance ²	C _I		4.0	4.0	pF

^{1.} To determine resistance and capacitance, the Si86Sx is converted into a 2-terminal device. Pins on Side A are shorted together to form the first terminal and pins on Side B are shorted together to form the second terminal. The parameters are then measured between these two terminals.

14

Table 11. IEC 60664-1 Ratings

Parameter	Test Conditions	Specifi	cation
raiametei		SSO-8	NB SOIC-8
Material group		I	I
Overvoltage category	Rated mains voltage ≤150 V _{RMS}	I-IV	I-IV
	Rated mains voltage ≤300 V _{RMS}	I-IV	I-III
	Rated mains voltage ≤600 V _{RMS}	I-IV	I-II
	Rated mains voltage ≤1000 V _{RMS}	1-111	1

^{1.} For more information, see 11. Ordering Information .

^{2.} Measured from input pin to ground.

Table 12. IEC 60747-17 Insulation Characteristics for Si86S61x/2x/Ox¹

Parameter Symbo		Test Condition	Characteristic		Unit
Parameter	Syllibol	rest Condition	SSO-8	NB SOIC-8	Ollit
Maximum working isolation voltage	V _{IOWM}	According to Time-Dependent Dielectric Breakdown (TDDB) Test	1500	445	V _{RMS}
Maximum repetitive isolation voltage	V _{IORM}	According to Time-Dependent Dielectric Breakdown (TDDB) Test	2121	630	V_{peak}
Apparent charge	q _{pd}	Method b: At routine test (100% production) and preconditioning (type test); $ V_{ini} = 1.2 \times V_{IOTM}, t_{ini} = 1 \text{ s}; \\ V_{pd(m)} = 1.875 \times V_{IORM}, t_{m} = 1 \text{ s} \\ (method b1) \text{ or } V_{pd(m)} = V_{ini}, t_{m} = t_{ini} \text{ (method b2)} $	<u><</u> 5	<u><</u> 5	pC
Maximum transient isolation voltage	V _{IOTM}	V _{TEST} = V _{IOTM} , t = 60 s (qualification); V _{TEST} = 1.2 x V _{IOTM} , t = 1 s (100% production)	8484	5302	V_{peak}
Maximum surge isolation voltage	V _{IOSM}	Tested in oil with 1.3 x V_{IMP} or 10 kV minimum and 1.2 μ s/50 μ s profile	10400	10400	V _{peak}
Maximum impulse voltage	V _{IMP}	Tested in air with 1.2 μs/50 μs profile	8000	5000	V_{peak}
Isolation resistance	R _{IO_S}	$T_{AMB} = T_S, V_{IO} = 500 \text{ V}$	>10 ⁹	>10 ⁹	Ω
Pollution degree			2	2	
Climatic category			40/125/21	40/125/21	

^{1.} This coupler is suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

Table 13. UL 1577 Insulation Characteristics

Parameter	Symbol	Test Condition	Charac	teristic	Unit
raiameter	Symbol	rest condition	SSO-8	NB SOIC-8	Oilit
Maximum withstanding isolation voltage	v ISO	$V_{TEST} = V_{ISO}$, t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$, t = 1 s (100% production)	6000	3750	V _{RMS}


Table 14. IEC 60747-17 Safety Limiting Values¹


Parameter	Symbol	Test Condition	M	ax	Unit
raidilictei	Syllibol	rest condition	SSO-8	NB SOIC-8	Oilit
Safety temperature	T _S		150	150	°C
Safety input, output, or supply current		Refer to θ_{JA} in Table 15, Thermal Characteristics.	253	221	mA
Safety input, output, or total power	P _S	$V_{DD} = 5.5 \text{ V}, T_{J} = 150 \text{ °C}, T_{A} = 25 \text{ °C}.$	1389	1214	mW

^{1.} Maximum value allowed in the event of a failure; also see the thermal derating curves in Figure 9 and Figure 10.

Table 15. Thermal Characteristics

Parameter	Symbol	SSO-8	NB SOIC-8	Unit
IC junction-to-air thermal resistance	θ_{JA}	90	103	
IC junction-to-board thermal resistance	θ_{JB}	47	45	
IC junction-to-case thermal resistance	θ_{JC}	27	26	°C/W
Thermal characterization parameter to report the difference between junction temperature and the temperature of the board measured at the top surface of the board	Ψ_{JB}	43	42	





Safety Limiting Current

Figure 9. SSO-8 Thermal Derating Curve, Dependence of Figure 10. NB SOIC-8 Thermal Derating Curve, Dependence of **Safety Limiting Current**

6. Typical Performance Characteristics

The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Electrical Characteristics tables for actual specification limits. All typical characteristics data is valid for nominal VDD and ambient temperature of 25 °C.

For typical IDD, refer to the Isolator Power Consumption Calculator.

6.1. Estimating Maximum Ambient Temperature

 $T_{A(max)} = T_{Jmax} - P \times \theta_{JA}$. θ_{JA} values are specified in Table 15 on page 16.

P = total power dissipated by package in W. Values for any OPN and operating condition can be obtained using the Isolator Power Consumption Calculator.




Figure 11. Si86Sx Propagation Delay vs. Temperature

7. Package Handling Information

Since the device package is sensitive to moisture absorption, it is baked and vacuum packed before shipping. Instructions on the shipping container label regarding exposure to moisture after the container seal is broken must be followed. Otherwise, problems related to moisture absorption may occur when the part is subjected to high temperature during solder assembly.

The Si86S61x/S62x/SOx are rated to Moisture Sensitivity Level 2 (MSL2) for the NB SOIC-8 packages and MSL 2A (MSL2A) for the SSO-8 packages at 260 °C. They can be used for lead or lead-free soldering. For additional information, refer to the Skyworks Application Note, "PCB Design & SMT Assembly/Rework Guidelines for MCM-L Packages," document number 101752.

Care must be taken when attaching this product, whether it is done manually or in a production solder reflow environment. Production quantities of this product are shipped in a standard tape and reel format.

8. Package Dimensions

8.1. Package Outline, SSO-8




Figure 12. SSO-8 Package


Table 16. SSO-8 Package Dimensions¹

Dimension	Min	Max	
А	2.49	2.79	
A1	0.36	0.46	
b	0.30	0.51	
С	0.20	0.33	
D	5.74	5.94	
E	11.25	11.76	
E1	7.39	7.59	
e	1.27 BSC		
L	0.51	1.02	
h	0.25	0.76	
θ	0°	8°	
aaa	_	0.25	
bbb	_	0.25	
ссс	_	0.10	

^{1.} All dimensions shown are in millimeters (mm) unless otherwise noted. Dimensioning and tolerancing per ANSI Y14.5M-1994. Recommended reflow profile per JEDEC J-STD-020C specification for small body, lead-free components.

8.2. Package Outline, Narrow Body SOIC-8

20






Figure 13. NB SOIC-8 Package

Table 17. NB SOIC-8 Package Diagram Dimensions¹

Dimension	Min	Max		
A	1.35	1.75		
A1	0.10	0.25		
A2	1.40 REF	1.55 REF		
В	0.33	0.51		
С	0.19	0.25		
D	4.80	5.00		
E	3.80	4.00		
e	1.2	27 BSC		
Н	5.80	6.20		
h	0.25	0.50		
L	0.40	1.27		
α	0°	8°		

^{1.} All dimensions shown are in millimeters (mm) unless otherwise noted. Dimensioning and tolerancing per ANSI Y14.5M-1982. This drawing conforms to JEDEC Outline MS-102. Recommended card reflow profile is per the JEDEC/IPC J-STD-020B specification for small body components.

9. Land Pattern, SSO-8




Figure 14. SSO-8 Land Pattern

Table 18. SSO-8 Land Pattern Dimensions¹

Symbol	mm
C1	10.60
E	1.27
X1	0.60
Y1	1.85

All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a fabrication allowance of 0.05 mm. This land pattern design is based on the IPC-7351 guidelines.

Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad. Stencil Design

A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

The stencil thickness should be 0.125 mm (5 mils).
The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.

Card Assembly

A no-clean, Type-3 solder paste is recommended.

The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for small body components.

9.1. Land Pattern, NB SOIC-8




Figure 15. NB SOIC-8 Land Pattern

Table 19. NB SOIC-8 Land Pattern Dimensions¹

Symbol	mm
C1	5.40
E	1.27
X1	0.60
Y1	1.55

^{1.} This land pattern design is based on IPC-7351 pattern SOIC127P600X173-8N for Density Level B (Median Land Protrusion).

All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

10. Top Marking

10.1. SSO-8 Typical Top Marking




Figure 16. SSO-8 Top Marking

Table 20. SSO-8 Top Marking Explanation

		Si86S = Isolator product series F = Product family			
		6 = Non-inverting outputs			
		O = Inverting outputs			
Line 1 marking	Base part number ordering options (See Ordering Guide for more information)	X = Total number of channels Y = Total number of reverse channels (right to left) U = Default and deglitch option			
	(See Ordering Guide for more information)	B = Output default low, no deglitch E = Output default high, no deglitch F = Output default low, 36 ns deglitch H = Output default high, 36 ns deglitch			
		V = Isolation rating			
		E = 6.0 kV _{RMS}			
Line 2 marking	ТТТТТТ	Manufacturing code from assembly house			
Line 3 marking	YY	Year of manufacturing at assembly house			
	WW	Work week of manufacturing at assembly house			
Automotive-grade part numbers are indicated on the shipping label.					

10.2. Narrow Body (NB) SOIC-8 Top Marking




Figure 17. NB SOIC-8 Top Marking

Table 21. NB SOIC-8 Top Marking Explanation

		Si86S = Isolator product series F = Product family	
		6 = Non-inverting outputs	
		O = Inverting outputs	
Line 1 marking	Base part number ordering options (See 1. Ordering Guide for more information)	X = Total number of channels Y = Total number of reverse channels (right to left) U = Default and deglitch option	
	(See 1. Ordering duide for more information)	B = Output default low, no deglitch E = Output default high, no deglitch F = Output default low, 36 ns deglitch H = Output default high, 36 ns deglitch	
		V = Isolation rating	
		C = 3.75 kV _{RMS}	
Line 2 marking	ТТТТТТ	Manufacturing code from assembly house	
Line 2 marking	YY	Year of manufacturing at assembly house	
Line 3 marking	WW	Work week of manufacturing at assembly house	

11. Ordering Information

Industrial and Automotive Grade Ordering Part Numbers (OPNs)

Industrial-grade devices (part numbers having an "-I" in their suffix) are built using well controlled, high quality manufacturing flows to ensure robustness and reliability. Qualifications are compliant with JEDEC, and defect reduction methodologies are used throughout definition, design, evaluation, qualification, and mass production steps.

Automotive-grade devices (part numbers having an "-A" in their suffix) are built using automotive-specific flows and additional statistical process controls at all steps in the manufacturing process to ensure robustness and low defectivity. These devices are supported with AIAG-compliant Production Part Approval Process (PPAP) documentation, and feature International Material Data System (IMDS) and China Automotive Material Data System (CAMDS) listings. Automotive-Grade devices (with an "-A" suffix) are identical in construction materials, topside marking, and electrical parameters to their Industrial-Grade (with an "-I" suffix) version counterparts.

Qualifications are compliant with AEC-Q100, and a zero-defect methodology is maintained throughout definition, design, evaluation, qualification, and mass production steps.

Refer to Top Marking section for the product decoder.

Table 22. Ordering Guide 1,2,3,4

Ordering Part Numbers (OPNs)	Automotive OPNs ⁵	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Deglitch Filter Delay (ns)	Default Output State	Isolation Rating (kV _{RMS})	Package
Non-Inverting Out	put					•	
Si86S610BC-IS	Si86S610BC-AS	1	0	0	Low	3.75	NB SOIC-8
Si86S610BE-IS4	Si86S610BE-AS4	1	0	0	Low	6	SSO-8
Si86S610EC-IS	Si86S610EC-AS	1	0	0	High	3.75	NB SOIC-8
Si86S610EE-IS4	Si86S610EE-AS4	1	0	0	High	6	SSO-8
Si86S620BC-IS	Si86S620BC-AS	2	0	0	Low	3.75	NB SOIC-8
Si86S620BE-IS4	Si86S620BE-AS4	2	0	0	Low	6	SSO-8
Si86S620EC-IS	Si86S620EC-AS	2	0	0	High	3.75	NB SOIC-8
Si86S620EE-IS4	Si86S620EE-AS4	2	0	0	High	6	SSO-8
Si86S621BC-IS	Si86S621BC-AS	1	1	0	Low	3.75	NB SOIC-8
Si86S621BE-IS4	Si86S621BE-AS4	1	1	0	Low	6	SSO-8
Si86S621EC-IS	Si86S621EC-AS	1	1	0	High	3.75	NB SOIC-8
Si86S621EE-IS4	Si86S621EE-AS4	1	1	0	High	6	SSO-8
Si86S622BC-IS	Si86S622BC-AS	1	1	0	Low	3.75	NB SOIC-8
Si86S622BE-IS4	Si86S622BE-AS4	1	1	0	Low	6	SSO-8
Si86S622EC-IS	Si86S622EC-AS	1	1	0	High	3.75	NB SOIC-8
Si86S622EE-IS4	Si86S622EE-AS4	1	1	0	High	6	SSO-8
Si86S620FC-IS	Si86S620FC-AS	2	0	36	Low	3.75	NB SOIC-8
Si86S620FE-IS4	Si86S620FE-AS4	2	0	36	Low	6	SSO-8
Si86S620HC-IS	Si86S620HC-AS	2	0	36	High	3.75	NB SOIC-8
Si86S620HE-IS4	Si86S620HE-AS4	2	0	36	High	6	SSO-8
Si86S621FC-IS	Si86S621FC-AS	1	1	36	Low	3.75	NB SOIC-8
Si86S621FE-IS4	Si86S621FE-AS4	1	1	36	Low	6	SSO-8
Si86S621HC-IS	Si86S621HC-AS	1	1	36	High	3.75	NB SOIC-8
Si86S621HE-IS4	Si86S621HE-AS4	1	1	36	High	6	SSO-8

Table 22. Ordering Guide^{1,2,3,4} (Continued)

Ordering Part Numbers (OPNs)	Automotive OPNs ⁵	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Deglitch Filter Delay (ns)	Default Output State	Isolation Rating (kV _{RMS})	Package
Inverting Output							
Si86SO20BC-IS	Si86SO20BC-AS	2	0	0	Low	3.75	NB SOIC-8
Si86SO20BE-IS4	Si86SO20BE-AS4	2	0	0	Low	6	SSO-8
Si86SO20EC-IS	Si86SO20EC-AS	2	0	0	High	3.75	NB SOIC-8
Si86SO20EE-IS4	Si86SO20EE-AS4	2	0	0	High	6	SSO-8
Si86SO21BC-IS	Si86SO21BC-AS	1	1	0	Low	3.75	NB SOIC-8
Si86SO21BE-IS4	Si86SO21BE-AS4	1	1	0	Low	6	SSO-8
Si86SO21EC-IS	Si86SO21EC-AS	1	1	0	High	3.75	NB SOIC-8
Si86SO21EE-IS4	Si86SO21EE-AS4	1	1	0	High	6	SSO-8

All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.
 "Si" and "SI" are used interchangeably.
 An "R" at the end of the part number denotes tape and reel packaging option.

^{4.} Temperature range is -40 to 125 °C.

^{5.} In the top markings of each device, the Manufacturing Code represented by "TTTTT" contains, as its first character, a letter in the range N through Z to indicate Automotive-Grade.

Si86S61x/S62x/SOx

12. Revision History

Revision	Date	Description
		Corrected max PWD specifications in: "4. Electrical Specifications" on page 8.
В	August, 2023	Added maximum ratings for output current in: Table 3, "Absolute Maximum Ratings," on page 8.
		Typo and formatting corrections made in: Table 12, "IEC 60747-17 Insulation Characteristics for Si86S61x/2x/Ox," on page 15 and Table 13, "UL 1577 Insulation Characteristics," on page 15.
А	April, 2023	Initial release.

Copyright © 2023, Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5°, SkyOne°, SkyBlue™, Skyworks Green™, ClockBuilder®, DSPLL®, ISOmodem®, ProSLIC®, SiPHY®, and RFelC® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.