

Table of Contents

1 Features	1	8 Detailed Description	12
2 Applications	1	8.1 Overview	12
3 Description	1	8.2 Functional Block Diagram	12
4 Revision History	2	8.3 Feature Description	14
5 Device Comparison Table	2	9 Application and Implementation	20
6 Pin Configuration and Functions	3	9.1 Application Information	20
7 Specifications	5	9.2 Typical Applications	21
7.1 Absolute Maximum Ratings	5	10 Device and Documentation Support	22
7.2 ESD Ratings	5	10.1 Documentation Support	22
7.3 Recommended Operating Conditions	5	10.2 Receiving Notification of Documentation Updates	22
7.4 Thermal Information	6	10.3 Community Resources	22
7.5 Electrical Characteristics	6	10.4 Trademarks	22
7.6 Power-On Reset	10	10.5 Electrostatic Discharge Caution	22
7.7 Data Flash Characteristics over Recommended Operating Temperature and Supply Voltage	10	10.6 Glossary	22
7.8 SMBus Timing Characteristics	10	11 Mechanical, Packaging, and Orderable Information	22

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (July 2012) to Revision A	Page
• Changed the format of the data sheet	1
• Deleted references to LED throughout. This device does not have LED support.	1
• Changed pin names and descriptions	4
• Changed pin names in <i>Absolute Maximum Ratings</i>	5
• Changed LCD Output Test Conditions in <i>Electrical Characteristics</i>	7
• Changed Figure 3	12
• Changed Figure 4	13
• Changed the figure to reflect correct pin names and functionality	21

5 Device Comparison Table

T _A	PACKAGE ⁽¹⁾	
	44-PIN TSSOP (DBT) Tube	44-PIN TSSOP (DBT) Tape and Reel
–40°C to 85°C	bq34z653DBT ⁽²⁾	bq34z653DBTR ⁽³⁾


(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) A single tube quantity is 40 units.

(3) A single reel quantity is 2000 units.

6 Pin Configuration and Functions

**DBT PACKAGE
(TOP VIEW)**



Pin Functions

NO.	NAME	I/O ⁽¹⁾	DESCRIPTION
1	DSG	O	High-side N-channel discharge FET gate drive
2	PACK	IA, P	Battery pack input voltage sense input. It also serves as device wake up when device is in SHUTDOWN mode.
3	VCC	P	Positive device supply input. Connect to the center connection of the CHG FET and DSG FET to ensure device supply either from battery stack or battery pack input.
4	ZVCHG	O	P-channel pre-charge FET gate drive
5	GPOD	OD	High voltage general purpose open drain output. It can be configured to be used in pre-charge condition.
6	PMS	I	PRE-CHARGE mode setting input. Connect to PACK to enable 0v pre-charge using charge FET connected at CHG pin. Connect to VSS to disable 0-V pre-charge using charge FET connected at CHG pin.
7	VSS	P	Negative supply voltage input. Connect all VSS pins together for operation of device.
8	REG33	P	3.3-V regulator output. Connect at least a 2.2-μF capacitor to REG33 and VSS.
9	TOUT	P	Thermistor bias supply output
10	VCELL+	—	Internal cell voltage multiplexer and amplifier output. Connect a 0.1-μF capacitor to VCELL+ and VSS.
11	$\overline{\text{ALERT}}$	I/OD	Alert output. In case of short circuit condition, overload condition and watchdog timeout, this pin will be triggered.
12	COM	O	Output/open drain: LCD common connection
13	TS1	IA	1 st thermistor voltage input connection to monitor temperature
14	TS2	IA	2 nd thermistor voltage input connection to monitor temperature
15	$\overline{\text{PRES}}$	I	Active low input to sense system insertion. Typically requires additional ESD protection.
16	$\overline{\text{PFIN}}$	I	Active low input to detect secondary protector status, and to allow the bq34z653 to report the status of the 2 nd -level protection input
17	SAFE	O	Active high output to enforce additional level of safety protection; e.g., fuse blow
18	SMBD	I/OD	SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq34z653
19	NC	—	Not used—leave floating.
20	SMBC	I/OD	SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq34z653

(1) I = Input, IA = Analog input, I/O = Input/output, I/OD = Input/Open-drain output, O = Output, OA = Analog output, P = Power

Pin Functions (continued)

NO.	NAME	I/O ⁽¹⁾	DESCRIPTION
21	DISP	I/OD	This pin is connected internally but has no function. It should be left floating.
22	VSS	P	Negative supply voltage input. Connect all VSS pins together for operation of device.
23	SEG1	I	SEG1 display segment for driving an external LCD
24	SEG2	I	SEG2 display segment for driving an external LCD
25	SEG3	I	SEG3 display segment for driving an external LCD
26	SEG4	I	SEG4 display segment for driving an external LCD
27	SEG5	I	SEG5 display segment for driving an external LCD
28	GSRP	IA	Coulomb counter differential input. Connect to one side of the sense resistor.
29	GSRN	IA	Coulomb counter differential input. Connect to one side of the sense resistor.
30	MRST	I	Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device.
31	VSS	P	Negative supply voltage input. Connect all VSS pins together for operation of device.
32	REG25	P	2.5-V regulator output. Connect at least a 1-mF capacitor to REG25 and VSS.
33	RBI	P	RAM/Register backup input. Connect a capacitor to this pin and VSS to protect loss of RAM/Register data in case of short circuit condition.
34	VSS	P	Negative supply voltage input. Connect all VSS pins together for operation of device.
35	RESET	O	Reset output. Connect to MRST.
36	ASRN	IA	Short circuit and overload detection differential input. Connect to sense resistor.
37	ASRP	IA	Short circuit and overload detection differential input. Connect to sense resistor.
38	VC5	IA, P	Cell voltage sense input and cell balancing input for the negative voltage of the bottom cell in cell stack.
39	VC4	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the bottom cell and the negative voltage of the second lowest cell in cell stack.
40	VC3	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the second lowest cell in cell stack and the negative voltage of the second highest cell in 4-series cell applications.
41	VC2	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the second highest cell and the negative voltage of the highest cell in 4-series cell applications. Connect to VC3 in 2-series cell stack applications.
42	VC1	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the highest cell in cell stack in 4-series cell applications. Connect to VC2 in 3-series or 2-series cell stack applications.
43	BAT	I, P	Battery stack voltage sense input
44	CHG	O	High-side N-channel charge FET gate drive

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature (unless otherwise noted) ⁽¹⁾

	PIN	UNIT
V _{SS} Supply voltage range	BAT, VCC	–0.3 V to 34 V
	PACK, PMS	–0.3 V to 34 V
	VC(n) – VC(n+1); n = 1, 2, 3, 4	–0.3 V to 8.5 V
	VC1, VC2, VC3, VC4	–0.3 V to 34 V
	VC5	–0.3 V to 1 V
V _{IN} Input voltage range	PFIN, SMBD, SMBC, SEG1, SEG2, SEG3, SEG4, SEG5, DISP	–0.3 V to 6 V
	TS1, TS2, SAFE, VCELL+, PRES, ALERT	–0.3 V to V _(REG25) + 0.3 V
	MRST, GSRN, GSRP, RBI	–0.3 V to V _(REG25) + 0.3 V
	ASRN, ASRP	–1 V to 1 V
V _{OUT} Output voltage range	DSG, CHG, GPOD	–0.3 V to 34 V
	ZVCHG	–0.3 V to V _(BAT)
	TOUT, ALERT, REG33	–0.3 V to 6 V
	RESET	–0.3 V to 7 V
	REG25	–0.3 V to 2.75 V
I _{SS} Maximum combined sink current for input pins	PRES, PFIN, SMBD, SMBC, SEG1, SEG2, SEG3, SEG4, SEG5	50 mA
T _A Operating free-air temperature range		–40°C to 85°C
T _F Functional temperature		–40°C to 100°C
T _{stg} Storage temperature range		–65°C to 150°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

	PIN	MIN	NOM	MAX	UNIT
V _{SS} Supply voltage	VCC, BAT	4.5		25	V
V _(STARTUP) Minimum startup voltage	VCC, BAT, PACK	5.5			V
V _{IN} Input Voltage Range	VC(n) – VC(n+1); n = 1,2,3,4	0		5	V
	VC1, VC2, VC3, VC4	0		V _{SUP}	V
	VC5	0		0.5	V
	ASRN, ASRP	–0.5		0.5	V
	PACK, PMS	0		25	V
V _(GPOD) Output Voltage Range	GPOD	0		25	V
A _(GPOD) Drain Current ⁽¹⁾	GPOD			1	mA
C _(REG25) 2.5-V LDO Capacitor	REG25	1			μF

- (1) Use an external resistor to limit the current to GPOD to 1 mA in high voltage application.

Recommended Operating Conditions (continued)

Over operating free-air temperature range (unless otherwise noted)

		PIN	MIN	NOM	MAX	UNIT
$C_{(REG33)}$	3.3-V LDO Capacitor	REG33	2.2			μF
$C_{(VCELL+)}$	Cell Voltage Output Capacitor	VCELL+	0.1			μF
$C_{(PACK)}$	PACK input block resistor ⁽²⁾	PACK	1			k Ω

(2) Use an external resistor to limit the in-rush current PACK pin required.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		bq34z653	UNITS
		TSSOP	
		44 PINS	
$R_{\theta JA}$, High K	Junction-to-ambient thermal resistance	60.9	$^{\circ}\text{C/W}$
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	15.3	
$R_{\theta JB}$	Junction-to-board thermal resistance	30.2	
Ψ_{JT}	Junction-to-top characterization parameter	0.3	
Ψ_{JB}	Junction-to-board characterization parameter	27.2	
$R_{\theta JC(bottom)}$	Junction-to-case(bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}\text{C}$ to 85°C , $V_{(REG25)} = 2.41\text{ V}$ to 2.59 V , $V_{(BAT)} = 14\text{ V}$, $C_{(REG25)} = 1\text{ }\mu\text{F}$, $C_{(REG33)} = 2.2\text{ }\mu\text{F}$; typical values at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT					
$I_{(NORMAL)}$	Firmware running		550		μA
$I_{(SLEEP)}$	SLEEP mode	CHG FET on; DSG FET on	124		μA
		CHG FET off; DSG FET on	90		μA
		CHG FET off; DSG FET off	52		μA
$I_{(SHUTDOWN)}$	SHUTDOWN mode		0.1	1	μA
SHUTDOWN WAKE; $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)					
$I_{(PACK)}$	SHUTDOWN exit at $V_{STARTUP}$ threshold			1	μA
SRx WAKE FROM SLEEP; $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)					
$V_{(WAKE)}$	Positive or negative wake threshold with 1.00 mV, 2.25 mV, 4.5 mV and 9-mV programmable options	1.25		10	mV
$V_{(WAKE_ACR)}$	Accuracy of $V_{(WAKE)}$	$V_{(WAKE)} = 1\text{ mV};$ $I_{(WAKE)} = 0, \text{RSNS1} = 0, \text{RSNS0} = 1;$	-0.7	0.7	mV
		$V_{(WAKE)} = 2.25\text{ mV};$ $I_{(WAKE)} = 1, \text{RSNS1} = 0, \text{RSNS0} = 1;$ $I_{(WAKE)} = 0, \text{RSNS1} = 1, \text{RSNS0} = 0;$	-0.8	0.8	
		$V_{(WAKE)} = 4.5\text{ mV};$ $I_{(WAKE)} = 1, \text{RSNS1} = 1, \text{RSNS0} = 1;$ $I_{(WAKE)} = 0, \text{RSNS1} = 1, \text{RSNS0} = 0;$	-1.0	1.0	
		$V_{(WAKE)} = 9\text{ mV};$ $I_{(WAKE)} = 1, \text{RSNS1} = 1, \text{RSNS0} = 1;$	-1.4	1.4	
$V_{(WAKE_TCO)}$	Temperature drift of $V_{(WAKE)}$ accuracy		0.5		$\%/^{\circ}\text{C}$
$t_{(WAKE)}$	Time from application of current and wake of bq34z653		1	10	ms
WATCHDOG TIMER					
t_{WDTINT}	Watchdog start up detect time	250	500	1000	ms
t_{WDWT}	Watchdog detect time	50	100	150	μs
2.5-V LDO; $I_{(REG33OUT)} = 0\text{ mA}; T_A = 25^{\circ}\text{C}$ (unless otherwise noted)					

Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}\text{C}$ to 85°C , $V_{(\text{REG25})} = 2.41\text{ V}$ to 2.59 V , $V_{(\text{BAT})} = 14\text{ V}$, $C_{(\text{REG25})} = 1\text{ }\mu\text{F}$, $C_{(\text{REG33})} = 2.2\text{ }\mu\text{F}$; typical values at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(REG25)	Regulator output voltage	4.5 < VCC or BAT < 25 V; I _(REG25OUT) ≤ 16 mA; T _A = −40°C to 100°C	2.41	2.5	2.59	V
ΔV _(REG25TEMP)	Regulator output change with temperature	I _(REG25OUT) = 2 mA; T _A = −40°C to 100°C		±0.2		%
ΔV _(REG25LINE)	Line regulation	5.4 < VCC or BAT < 25 V; I _(REG25OUT) = 2 mA		3	10	mV
ΔV _(REG25LOAD)	Load Regulation	0.2 mA ≤ I _(REG25OUT) ≤ 2 mA		7	25	mV
		0.2 mA ≤ I _(REG25OUT) ≤ 16 mA		25	50	
I _(REG25MAX)	Current Limit	Drawing current until REG25 = 2 V to 0 V	5	40	75	mA
3.3-V LDO; I _(REG25OUT) = 0 mA; T _A = 25°C (unless otherwise noted)						
V _(REG33)	Regulator output voltage	4.5 < VCC or BAT < 25 V; I _(REG33OUT) ≤ 25 mA; T _A = −40°C to 100°C	3	3.3	3.6	V
ΔV _(REG33TEMP)	Regulator output change with temperature	I _(REG33OUT) = 2 mA; T _A = −40°C to 100°C		±0.2		%
ΔV _(REG33LINE)	Line regulation	5.4 < VCC or BAT < 25 V; I _(REG33OUT) = 2 mA		3	10	mV
ΔV _(REG33LOAD)	Load Regulation	0.2 mA ≤ I _(REG33OUT) ≤ 2 mA		7	17	mV
		0.2 mA ≤ I _(REG33OUT) ≤ 25 mA		40	100	
I _(REG33MAX)	Current Limit	Drawing current until REG33 = 3 V	25	100	145	mA
		Short REG33 to VSS, REG33 = 0 V	12		65	
THERMISTOR DRIVE						
V _(TOUT)	Output voltage	I _(TOUT) = 0 mA; T _A = 25°C		V _(REG25)		V
R _{DS(on)}	TOUT pass element resistance	I _(TOUT) = 1 mA; R _{DS(on)} = (V _(REG25) − V _(TOUT))/1 mA; T _A = −40°C to 100°C		50	100	Ω
LCD OUTPUTS						
V _{OL}	Output low voltage	SEG1, SEG2, SEG3, SEG4, SEG5			0.4	V
VCELL+ HIGH VOLTAGE TRANSLATION						
V _(VCELL+OUT)	Translation output	VC(n) − VC(n+1) = 0 V; T _A = −40°C to 100°C	0.950	0.975	1	V
		VC(n) − VC(n+1) = 4.5 V; T _A = −40°C to 100°C	0.275	0.3	0.375	
Internal AFE reference voltage; T _A = −40°C to 100°C		0.965	0.975	0.985		
Voltage at PACK pin; T _A = −40°C to 100°C		0.98 × V _(PACK) /18	V _(PACK) /18	1.02 × V _(PACK) /18		
Voltage at BAT pin; T _A = −40°C to 100°C		0.98 × V _(BAT) /18	V _(BAT) /18	1.02 × V _(BAT) /18		
CMMR	Common mode rejection ratio	VCELL+	40			dB
K	Cell scale factor	K= {VCELL+ output (VC5=0 V; VC4=4.5 V) − VCELL+ output (VC5 = 0 V; VC4 =0 V)}/4.5	0.147	0.150	0.153	
		K= {VCELL+ output (VC2 = 13.5 V; VC1 = 18 V) − VCELL+ output (VC5 = 13.5 V; VC1 = 13.5 V)}/4.5	0.147	0.150	0.153	
I _(VCELL+OUT)	Drive Current to VCELL+ capacitor	VC(n) − VC(n+1) = 0 V; VCELL+ = 0 V; T _A = −40°C to 100°C	12	18		μA
V _(VCELL+O)	CELL offset error	CELL output (VC2 = VC1 = 18 V) − CELL output (VC2 = VC1 = 0 V)	−18	−1	18	mV
I _{VCnL}	VC(n) pin leakage current	VC1, VC2, VC3, VC4, VC5 = 3 V	−1	0.01	1	μA
CELL BALANCING						
R _{BAL}	Internal cell balancing FET resistance	R _{DS(on)} for internal FET switch at V _{DS} = 2 V; T _A = 25°C	200	400	600	Ω
HARDWARE SHORT CIRCUIT AND OVERLOAD PROTECTION; T _A = 25°C (unless otherwise noted)						

Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}\text{C}$ to 85°C , $V_{(\text{REG25})} = 2.41\text{ V}$ to 2.59 V , $V_{(\text{BAT})} = 14\text{ V}$, $C_{(\text{REG25})} = 1\text{ }\mu\text{F}$, $C_{(\text{REG33})} = 2.2\text{ }\mu\text{F}$; typical values at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(OL)	OL detection threshold voltage accuracy	V _{OL} = 25 mV (min)	15	25	35	mV
		V _{OL} = 100 mV; RSNS = 0, 1	90	100	110	
		V _{OL} = 205 mV (max)	185	205	225	
V _(SCC)	SCC detection threshold voltage accuracy	V _(SCC) = 50 mV (min)	30	50	70	mV
		V _(SCC) = 200 mV; RSNS = 0, 1	180	200	220	
		V _(SCC) = 475 mV (max)	428	475	523	
V _(SCD)	SCD detection threshold voltage accuracy	V _(SCD) = −50 mV (min)	−30	−50	−70	mV
		V _(SCD) = −200 mV; RSNS = 0, 1	−180	−200	−220	
		V _(SCD) = −475 mV (max)	−428	−475	−523	
t _{da}	Delay time accuracy		±15.25			μs
t _{pd}	Protection circuit propagation delay		50			μs
FET DRIVE CIRCUIT; T _A = 25°C (unless otherwise noted)						
V _(DSGON)	DSG pin output on voltage	V _(DSGON) = V _(DSG) − V _(PACK) ; V _(GS) = 10 MΩ; DSG and CHG on; T _A = −40°C to 100°C	8	12	16	V
V _(CHGON)	CHG pin output on voltage	V _(CHGON) = V _(CHG) − V _(BAT) ; V _(GS) = 10 MΩ; DSG and CHG on; T _A = −40°C to 100°C	8	12	16	V
V _(DSGOFF)	DSG pin output off voltage	V _(DSGOFF) = V _(DSG) − V _(PACK)			0.2	V
V _(CHGOFF)	CHG pin output off voltage	V _(CHGOFF) = V _(CHG) − V _(BAT)			0.2	V
t _r	Rise time	C _L = 4700 pF; V _(PACK) ≤ DSG ≤ V _(PACK) + 4 V		400	1000	μs
		C _L = 4700 pF; V _(BAT) ≤ CHG ≤ V _(BAT) + 4 V		400	1000	
t _f	Fall time	C _L = 4700 pF; V _(PACK) + V _(DSGON) ≤ DSG ≤ V _(PACK) + 1 V		40	200	μs
		C _L = 4700 pF; V _(BAT) + V _(CHGON) ≤ CHG ≤ V _(BAT) + 1 V		40	200	
V _(ZVCHG)	ZVCHG clamp voltage	BAT = 4.5 V	3.3	3.5	3.7	V
LOGIC; T _A = −40°C to 100°C (unless otherwise noted)						
R _(PULLUP)	Internal pullup resistance	$\overline{\text{ALERT}}$	60	100	200	kΩ
		$\overline{\text{RESET}}$	1	3	6	
V _{OL}	Logic low output voltage level	$\overline{\text{ALERT}}$			0.2	V
		$\overline{\text{RESET}}$; V _(BAT) = 7 V; V _(REG25) = 1.5 V; I _(RESET) = 200 μA			0.4	
		GPOD; I _(GPOD) = 50 μA			0.6	
LOGIC SMBC, SMBD, $\overline{\text{PFIN}}$, $\overline{\text{PRES}}$, $\overline{\text{SAFE}}$, $\overline{\text{ALERT}}$, $\overline{\text{DISP}}$, COM						
V _{IH}	High-level input voltage		2.0			V
V _{IL}	Low-level input voltage				0.8	V
V _{OH}	Output voltage high ⁽¹⁾	I _L = −0.5 mA	V _{REG25} − 0.5			V
V _{OL}	Low-level output voltage	$\overline{\text{PRES}}$, $\overline{\text{PFIN}}$, $\overline{\text{ALERT}}$, $\overline{\text{DISP}}$; I _L = 7 mA;			0.4	V
C ₁	Input capacitance		5			pF
I _(SAFE)	SAFE source currents	SAFE active, SAFE = V _(REG25) − 0.6 V	−3			mA
I _{lkg(SAFE)}	SAFE leakage current	SAFE inactive	−0.2		0.2	μA
I _{lkg}	Input leakage current				1	μA
ADC ⁽²⁾						
	Input voltage range	TS1, TS2, using Internal V _{ref}	−0.2		1	V
	Conversion time			31.5		ms
	Resolution (no missing codes)		16			bits
	Effective resolution		14	15		bits

(1) RC[0:7] bus

(2) Unless otherwise specified, the specification limits are valid at all measurement speed modes.

Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}\text{C}$ to 85°C , $V_{(\text{REG25})} = 2.41\text{ V}$ to 2.59 V , $V_{(\text{BAT})} = 14\text{ V}$, $C_{(\text{REG25})} = 1\text{ }\mu\text{F}$, $C_{(\text{REG33})} = 2.2\text{ }\mu\text{F}$; typical values at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Integral nonlinearity				± 0.03	%FSR ⁽³⁾
Offset error ⁽⁴⁾			140	250	μV
Offset error drift ⁽⁴⁾	$T_A = 25^{\circ}\text{C}$ to 85°C		2.5	18	$\mu\text{V}/^{\circ}\text{C}$
Full-scale error ⁽⁵⁾			$\pm 0.1\%$	$\pm 0.7\%$	
Full-scale error drift			50		PPM/ $^{\circ}\text{C}$
Effective input resistance ⁽⁶⁾		8			M Ω
COULOMB COUNTER					
Input voltage range		-0.20		0.20	V
Conversion time	Single conversion		250		ms
Effective resolution	Single conversion	15			bits
Integral nonlinearity	-0.1 V to 0.20 V		± 0.007	± 0.034	%FSR
	-0.20 V to -0.1 V		± 0.007		
Offset error ⁽⁷⁾	$T_A = 25^{\circ}\text{C}$ to 85°C		10		μV
Offset error drift			0.4	0.7	$\mu\text{V}/^{\circ}\text{C}$
Full-scale error ⁽⁸⁾ ⁽⁹⁾			$\pm 0.35\%$		
Full-scale error drift			150		PPM/ $^{\circ}\text{C}$
Effective input resistance ⁽¹⁰⁾	$T_A = 25^{\circ}\text{C}$ to 85°C	2.5			M Ω
INTERNAL TEMPERATURE SENSOR					
$V_{(\text{TEMP})}$ Temperature sensor voltage ⁽¹¹⁾			-2.0		mV/ $^{\circ}\text{C}$
VOLTAGE REFERENCE					
Output voltage		1.215	1.225	1.230	V
Output voltage drift			65		PPM/ $^{\circ}\text{C}$
HIGH FREQUENCY OSCILLATOR					
$f_{(\text{OSC})}$ Operating frequency			4.194		MHz
$f_{(\text{EIO})}$ Frequency error ⁽¹²⁾ ⁽¹³⁾		-3%	0.25%	3%	
	$T_A = 20^{\circ}\text{C}$ to 70°C	-2%	0.25%	2%	
$t_{(\text{SXO})}$ Start-up time ⁽¹⁴⁾			2.5	5	ms
LOW FREQUENCY OSCILLATOR					
$f_{(\text{LOSC})}$ Operating frequency			32.768		kHz
$f_{(\text{LEIO})}$ Frequency error ⁽¹³⁾ ⁽¹⁵⁾		-2.5%	0.25%	2.5%	
	$T_A = 20^{\circ}\text{C}$ to 70°C	-1.5%	0.25%	1.5%	
$t_{(\text{LSXO})}$ Start-up time ⁽¹⁴⁾				500	μs

(3) Full-scale reference

(4) Post-calibration performance and no I/O changes during conversion with SRN as the ground reference

(5) Uncalibrated performance. This gain error can be eliminated with external calibration.

(6) The A/D input is a switched-capacitor input. Since the input is switched, the effective input resistance is a measure of the average resistance.

(7) Post-calibration performance

(8) Reference voltage for the coulomb counter is typically $V_{\text{ref}}/3.969$ at $V_{(\text{REG25})} = 2.5\text{ V}$, $T_A = 25^{\circ}\text{C}$.

(9) Uncalibrated performance. This gain error can be eliminated with external calibration.

(10) The CC input is a switched capacitor input. Since the input is switched, the effective input resistance is a measure of the average resistance.

(11) -53.7 LSB/ $^{\circ}\text{C}$

(12) The frequency error is measured from 4.194 MHz.

(13) The frequency drift is included and measured from the trimmed frequency at $V_{(\text{REG25})} = 2.5\text{ V}$, $T_A = 25^{\circ}\text{C}$.


(14) The startup time is defined as the time it takes for the oscillator output frequency to be $\pm 3\%$.

(15) The frequency error is measured from 32.768 kHz.

7.6 Power-On Reset

Over operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}\text{C}$ to 85°C , $V_{(\text{REG25})} = 2.41\text{ V}$ to 2.59 V , $V_{(\text{BAT})} = 14\text{ V}$, $C_{(\text{REG25})} = 1\text{ }\mu\text{F}$, $C_{(\text{REG33})} = 2.2\text{ }\mu\text{F}$; typical values at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT– Negative-going voltage input		1.7	1.8	1.9	V
VHYS Power-on reset hysteresis		5	125	200	mV
t_{RST} $\overline{\text{RESET}}$ active low time	Active low time after power up or watchdog reset	100	250	560	μs



7.7 Data Flash Characteristics over Recommended Operating Temperature and Supply Voltage

Typical values at $T_A = 25^{\circ}\text{C}$ and $V_{(\text{REG25})} = 2.5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Data retention	See ⁽¹⁾	10			Years
Flash programming write-cycles		20k			Cycles
$t_{(\text{ROWPROG})}$ Row programming time			2		ms
$t_{(\text{MASSERASE})}$ Mass-erase time			200		ms
$t_{(\text{PAGEERASE})}$ Page-erase time			20		ms
$I_{(\text{DDPROG})}$ Flash-write supply current			5	10	mA
$I_{(\text{DDERASE})}$ Flash-erase supply current			5	10	mA
RAM/REGISTER BACKUP					
$I_{(\text{RB})}$ RB data-retention input current	$V_{(\text{RBI})} > V_{(\text{RBI})\text{MIN}}$, $V_{\text{REG25}} < V_{\text{IT-}}$, $T_A = 85^{\circ}\text{C}$		1000	2500	nA
	$V_{(\text{RBI})} > V_{(\text{RBI})\text{MIN}}$, $V_{\text{REG25}} < V_{\text{IT-}}$, $T_A = 25^{\circ}\text{C}$		90	220	
$V_{(\text{RB})}$ RB data-retention input voltage ⁽¹⁾		1.7			V

(1) Specified by design. Not production tested.

7.8 SMBus Timing Characteristics

$T_A = -40^{\circ}\text{C}$ to 85°C Typical Values at $T_A = 25^{\circ}\text{C}$ and $V_{\text{REG25}} = 2.5\text{ V}$ (Unless Otherwise Noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{(\text{SMB})}$ SMBus operating frequency	SLAVE mode, SMBC 50% duty cycle	10		100	kHz
$f_{(\text{MAS})}$ SMBus master clock frequency	MASTER mode, No clock low slave extend		51.2		kHz

SMBus Timing Characteristics (continued)


$T_A = -40^{\circ}\text{C}$ to 85°C Typical Values at $T_A = 25^{\circ}\text{C}$ and $V_{\text{REG25}} = 2.5\text{ V}$ (Unless Otherwise Noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{BUF} Bus free time between start and stop (See Figure 2.)		4.7			μs
$t_{\text{HD:STA}}$ Hold time after (repeated) start (See Figure 2.)		4			μs
$t_{\text{SU:STA}}$ Repeated start setup time (See Figure 2.)		4.7			μs
$t_{\text{SU:STO}}$ Stop setup time (See Figure 2.)		4			μs
$t_{\text{HD:DAT}}$ Data hold time (See Figure 2.)	RECEIVE mode	0			ns
	TRANSMIT mode	300			
$t_{\text{SU:DAT}}$ Data setup time (See Figure 2.)		250			ns
t_{TIMEOUT} Error signal/detect (See Figure 2.)	See ⁽¹⁾	25		35	μs
t_{LOW} Clock low period (See Figure 2.)		4.7			μs
t_{HIGH} Clock high period (See Figure 2.)	See ⁽²⁾	4		50	μs
$t_{\text{LOW:SEXT}}$ Cumulative clock low slave extend time	See ⁽³⁾			25	ms
$t_{\text{LOW:MEXT}}$ Cumulative clock low master extend time (See Figure 2.)	See ⁽⁴⁾			10	ms
t_f Clock/data fall time	See ⁽⁵⁾			300	ns
t_r Clock/data rise time	See ⁽⁶⁾			1000	ns


- (1) The bq34z653 times out when any clock low exceeds t_{TIMEOUT} .
- (2) t_{HIGH} , Max, is the minimum bus idle time. $\text{SMBC} = \text{SMBD} = 1$ for $t > 50\text{ ms}$ causes reset of any transaction involving bq34z653 that is in progress. This specification is valid when the NC_SMB control bit remains in the default cleared state ($\text{CLK}[0]=0$).
- (3) $t_{\text{LOW:SEXT}}$ is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
- (4) $t_{\text{LOW:MEXT}}$ is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop.
- (5) Rise time $t_r = \text{VILMAX} - 0.15$ to $(\text{VIHMIN} + 0.15)$
- (6) Fall time $t_f = 0.9V_{\text{DD}}$ to $(\text{VILMAX} - 0.15)$




Start and Stop condition



Wait and Hold condition



Timeout condition



Repeated Start condition

A. SCLKACK is the acknowledge-related clock pulse generated by the master.

Figure 2. SMBus Timing Diagram

8 Detailed Description

8.1 Overview

The bq34z653 SBS-compliant gas gauge and protection IC is a single IC solution designed for battery-pack or in-system installations. The bq34z653 measures and maintains an accurate record of available charge in Li-Ion or Li-Polymer batteries using its integrated high-performance analog peripherals. The bq34z653 monitors capacity change, battery impedance, open-circuit voltage, and other critical parameters of the battery pack, which reports the information to the system host controller over a serial-communication bus. Together with the integrated analog front-end (AFE) short-circuit and overload protection, the bq34z653 maximizes functionality and safety while minimizing external component count, cost, and size in smart battery circuits.

8.2 Functional Block Diagram




Figure 3. System Partitioning Diagram

Functional Block Diagram (continued)




Figure 4. Typical LCD Implementation

8.3 Feature Description

8.3.1 Primary (1st Level) Safety Features

The bq34z653 supports a wide range of battery and system protection features that can be easily configured. The primary safety features include:

- Cell over/undervoltage protection
- Charge and discharge overcurrent
- Short circuit protection
- Charge and discharge overtemperature with independent alarms and thresholds for each thermistor
- AFE Watchdog

8.3.2 Secondary (2nd Level) Safety Features

The secondary safety features of the bq34z653 can be used to indicate more serious faults via the SAFE pin. This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging. The secondary safety protection features include:

- Safety overvoltage
- Safety undervoltage
- 2nd-level protection IC input
- Safety overcurrent in charge and discharge
- Safety over-temperature in charge and discharge with independent alarms and thresholds for each thermistor
- Charge FET and zero-volt charge FET fault
- Discharge FET fault
- Cell imbalance detection (active and at rest)
- Open thermistor detection
- Fuse blow detection
- AFE communication fault

8.3.3 Charge Control Features

The bq34z653 charge control features include:

- Supports JEITA temperature ranges. Reports charging voltage and charging current according to the active temperature range
- Handles more complex charging profiles. Allows for splitting the standard temperature range into two sub-ranges, and for varying the charging current according to the cell voltage
- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts
- Determines the chemical state of charge of each battery cell using Impedance Track, and can reduce the charge difference of the battery cells in a fully charged state of the battery pack, gradually using the cell balancing algorithm during charging. This prevents fully charged cells from overcharging and causing excessive degradation and also increases the usable pack energy by preventing premature charge termination.
- Supports pre-charging/zero-volt charging
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- Reports charging fault and also indicate charge status via charge and discharge alarms
- Battery heater control to allow battery charging in low ambient temperatures

8.3.4 Gas Gauging

The bq34z653 uses the Impedance Track Technology to measure and calculate the available charge in battery cells. The achievable accuracy is better than 1% error over the lifetime of the battery and there is no full charge discharge learning cycle required.

See *Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm* application note ([SLUA364](#)) for further details.

Feature Description (continued)

8.3.5 Lifetime Data Logging Features

The bq34z653 offers lifetime data logging, where important measurements are stored for warranty and analysis purposes. The data monitored include:

- Lifetime maximum temperature
- Lifetime maximum temperature count
- Lifetime maximum temperature duration
- Lifetime minimum temperature
- Lifetime maximum battery cell voltage
- Lifetime maximum battery cell voltage count
- Lifetime maximum battery cell voltage duration
- Lifetime minimum battery cell voltage
- Lifetime maximum battery pack voltage
- Lifetime minimum battery pack voltage
- Lifetime maximum charge current
- Lifetime maximum discharge current
- Lifetime maximum charge power
- Lifetime maximum discharge power
- Lifetime maximum average discharge current
- Lifetime maximum average discharge power
- Lifetime average temperature

8.3.6 Authentication

The bq34z653 supports authentication by the host using SHA-1.

8.3.7 Power Modes

The bq34z653 supports three different power modes to reduce power consumption:

- In NORMAL mode, the bq34z653 performs measurements, calculations, protection decisions and data updates in 1-second intervals. Between these intervals, the bq34z653 is in a reduced power stage.
- In SLEEP mode, the bq34z653 performs measurements, calculations, protection decisions, and data updates in adjustable time intervals. Between these intervals, the bq34z653 is in a reduced power stage. The bq34z653 has a wake function that enables exit from SLEEP mode when current flow or failure is detected.
- In SHUTDOWN mode, the bq34z653 is completely disabled.

8.3.8 Configuration

8.3.8.1 Oscillator Function

The bq34z653 fully integrates the system oscillators; therefore, no external components are required for this feature.

8.3.8.2 System Present Operation

The bq34z653 periodically verifies the $\overline{\text{PRES}}$ pin and detects that the battery is present in the system via a low state on a $\overline{\text{PRES}}$ input. When this occurs, the bq34z653 enters NORMAL operating mode. When the pack is removed from the system and the $\overline{\text{PRES}}$ input is high, the bq34z653 enters the battery-removed state, disabling the charge, discharge, and ZVCHG FETs. The $\overline{\text{PRES}}$ input is ignored and can be left floating when non-removal mode is set in the data flash.

8.3.9 Battery Parameter Measurements

The bq34z653 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage and temperature measurement.

Feature Description (continued)

8.3.9.1 Charge and Discharge Counting

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SR1 and SR2 pins. The integrating ADC measures bipolar signals from -0.25 V to 0.25 V . The bq34z653 detects charge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is positive, and discharge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is negative. The bq34z653 continuously integrates the signal over time using an internal counter. The fundamental rate of the counter is 0.65 nVh .

8.3.9.2 Voltage

The bq34z653 updates the individual series cell voltages at one second intervals. The internal ADC of the bq34z653 measures the voltage, and scales and calibrates it appropriately. This data is also used to calculate the impedance of the cell for the Impedance Track gas-gauging.

8.3.9.3 Current

The bq34z653 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a $5\text{-m}\Omega$ to $20\text{-m}\Omega$ typ. sense resistor.

8.3.9.4 Wake Function

The bq34z653 can exit SLEEP mode, if enabled, by the presence of a programmable level of current signal across SRP and SRN.

8.3.9.5 Auto Calibration

The bq34z653 provides an auto-calibration feature to cancel the voltage offset error across SRN and SRP for maximum charge measurement accuracy. The bq34z653 performs auto-calibration when the SMBus lines stay low continuously for a minimum of a programmable amount of time.

8.3.9.6 Temperature

The bq34z653 has an internal temperature sensor and two external temperature sensor inputs, TS1 and TS2, used in conjunction with two identical NTC thermistors (default is Semitec 103AT) to sense the battery environmental temperature. The bq34z653 can be configured to use the internal temperature sensor or up to two external temperature sensors.

8.3.10 Communications

The bq34z653 uses SMBus v1.1 with MASTER mode and packet error checking (PEC) options per the SBS specification.

8.3.10.1 SMBus On and Off State

The bq34z653 detects an SMBus off state when SMBC and SMBD are logic-low for $\geq 2\text{ s}$. Clearing this state requires either SMBC or SMBD to transition high. Within 1 ms , the communication bus is available.

8.3.11 SBS Commands

Table 1. SBS Commands

SBS Cmd	Mode	Name	Format	Size in Bytes	Min Value	Max Value	Default Value	Unit
0x00	R/W	ManufacturerAccess	Hex	2	0x0000	0xffff	—	—
0x01	R/W	RemainingCapacityAlarm	Integer	2	0	700 or 1000	300 or 432	mAh or 10 mWh
0x02	R/W	RemainingTimeAlarm	Unsigned integer	2	0	30	10	min
0x03	R/W	BatteryMode	Hex	2	0x0000	0xffff	—	—
0x04	R/W	AtRate	Integer	2	$-32,768$	32,767	—	mA or 10 mW
0x05	R	AtRateTimeToFull	Unsigned integer	2	0	65,535	—	min

Feature Description (continued)

Table 1. SBS Commands (continued)

SBS Cmd	Mode	Name	Format	Size in Bytes	Min Value	Max Value	Default Value	Unit
0x06	R	AtRateTimeToEmpty	Unsigned integer	2	0	65,535	—	min
0x07	R	AtRateOK	Unsigned integer	2	0	65,535	—	—
0x08	R	Temperature	Unsigned integer	2	0	65,535	—	0.1°K
0x09	R	Voltage	Unsigned integer	2	0	20,000	—	mV
0x0a	R	Current	Integer	2	–32,768	32,767	—	mA
0x0b	R	AverageCurrent	Integer	2	–32,768	32,767	—	mA
0x0c	R	MaxError	Unsigned integer	1	0	100	—	%
0x0d	R	RelativeStateOfCharge	Unsigned integer	1	0	100	—	%
0x0e	R	AbsoluteStateOfCharge	Unsigned integer	1	0	100+	—	%
0x0f	R/W	RemainingCapacity	Unsigned integer	2	0	65,535	—	mAh or 10 mWh
0x10	R	FullChargeCapacity	Unsigned integer	2	0	65,535	—	mAh or 10 mWh
0x11	R	RunTimeToEmpty	Unsigned integer	2	0	65,534	—	min
0x12	R	AverageTimeToEmpty	Unsigned integer	2	0	65,534	—	min
0x13	R	AverageTimeToFull	Unsigned integer	2	0	65,534	—	min
0x14	R	ChargingCurrent	Unsigned integer	2	0	65,534	—	mA
0x15	R	ChargingVoltage	Unsigned integer	2	0	65,534	—	mV
0x16	R	BatteryStatus	Hex	2	0x0000	0xdbff	—	—
0x17	R/W	CycleCount	Unsigned integer	2	0	65,535	0	—
0x18	R/W	DesignCapacity	Integer	2	0	32,767	4400 or 6336	mAh or 10 mWh
0x19	R/W	DesignVoltage	Integer	2	7000	18,000	14,400	mV
0x1a	R/W	SpecificationInfo	Hex	2	0x0000	0xffff	0x0031	—
0x1b	R/W	ManufactureDate	Unsigned integer	2	0	65,535	0	—
0x1c	R/W	SerialNumber	Hex	2	0x0000	0xffff	0x0000	—
0x20	R/W	ManufacturerName	String	20+1	—	—	Texas Instruments	—
0x21	R/W	DeviceName	String	20+1	—	—	bq34z653	—
0x22	R/W	DeviceChemistry	String	4+1	—	—	LION	—
0x23	R	ManufacturerData	String	14+1	—	—	—	—
0x2f	R/W	Authenticate	String	20+1	—	—	—	—
0x3c	R	CellVoltage4	Unsigned integer	2	0	65,535	—	mV
0x3d	R	CellVoltage3	Unsigned integer	2	0	65,535	—	mV
0x3e	R	CellVoltage2	Unsigned integer	2	0	65,535	—	mV

Feature Description (continued)

Table 1. SBS Commands (continued)

SBS Cmd	Mode	Name	Format	Size in Bytes	Min Value	Max Value	Default Value	Unit
0x3f	R	CellVoltage1	Unsigned integer	2	0	65,535	—	mV

Table 2. Extended SBS Commands

SBS Cmd	Mode	Name	Format	Size in Bytes	Min Value	Max Value	Default Value	Unit
0x45	R	AFEDData	String	11+1	—	—	—	—
0x46	R/W	FETControl	Hex	2	0x00	0xff	—	—
0x4f	R	StateOfHealth	Hex	2	0x0000	0xffff	—	%
0x51	R	SafetyStatus	Hex	2	0x0000	0xffff	—	—
0x52	R	PFAAlert	Hex	2	0x0000	0xffff	—	—
0x53	R	PFStatus	Hex	2	0x0000	0xffff	—	—
0x54	R	OperationStatus	Hex	2	0x0000	0xffff	—	—
0x55	R	ChargingStatus	Hex	2	0x0000	0xffff	—	—
0x57	R	ResetData	Hex	2	0x0000	0xffff	—	—
0x58	R	WDResetData	Unsigned integer	2	0	65,535	—	—
0x5a	R	PackVoltage	Unsigned integer	2	0	65,535	—	mV
0x5d	R	AverageVoltage	Unsigned integer	2	0	65,535	—	mV
0x5e	R	TS1Temperature	Integer	2	–400	1200	—	0.1°C
0x5f	R	TS2Temperature	Integer	2	–400	1200	—	0.1°C
0x60	R/W	UnSealKey	Hex	4	0x00000000	0xffffffff	—	—
0x61	R/W	FullAccessKey	Hex	4	0x00000000	0xffffffff	—	—
0x62	R/W	PFKey	Hex	4	0x00000000	0xffffffff	—	—
0x63	R/W	AuthenKey3	Hex	4	0x00000000	0xffffffff	—	—
0x64	R/W	AuthenKey2	Hex	4	0x00000000	0xffffffff	—	—
0x65	R/W	AuthenKey1	Hex	4	0x00000000	0xffffffff	—	—
0x66	R/W	AuthenKey0	Hex	4	0x00000000	0xffffffff	—	—
0x68	R	SafetyAlert2	Hex	2	0x0000	0x000f	—	—
0x69	R	SafetyStatus2	Hex	2	0x0000	0x000f	—	—
0x6a	R	PFAAlert2	Hex	2	0x0000	0x000f	—	—
0x6b	R	PFStatus2	Hex	2	0x0000	0x000f	—	—
0x6c	R	ManufBlock1	String	20	—	—	—	—
0x6d	R	ManufBlock2	String	20	—	—	—	—
0x6e	R	ManufBlock3	String	20	—	—	—	—
0x6f	R	ManufBlock4	String	20	—	—	—	—
0x70	R/W	ManufacturerInfo	String	31+1	—	—	—	—
0x71	R/W	SenseResistor	Unsigned integer	2	0	65,535	—	μΩ
0x72	R	TempRange	Hex	2	—	—	—	—
0x73	R	LifetimeData1	String	32+1	—	—	—	—
0x74	R	LifetimeData2	String	8+1	—	—	—	—
0x77	R/W	DataFlashSubClassID	Hex	2	0x0000	0xffff	—	—
0x78	R/W	DataFlashSubClassPage1	Hex	32	—	—	—	—
0x79	R/W	DataFlashSubClassPage2	Hex	32	—	—	—	—

Table 2. Extended SBS Commands (continued)

SBS Cmd	Mode	Name	Format	Size in Bytes	Min Value	Max Value	Default Value	Unit
0x7a	R/W	DataFlashSubClassPage3	Hex	32	—	—	—	—
0x7b	R/W	DataFlashSubClassPage4	Hex	32	—	—	—	—
0x7c	R/W	DataFlashSubClassPage5	Hex	32	—	—	—	—
0x7d	R/W	DataFlashSubClassPage6	Hex	32	—	—	—	—
0x7e	R/W	DataFlashSubClassPage7	Hex	32	—	—	—	—
0x7f	R/W	DataFlashSubClassPage8	Hex	32	—	—	—	—


9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The implemented Impedance Track gas gauging technology continuously analyzes the battery impedance, resulting in superior gas-gauging accuracy. This enables remaining capacity to be calculated with discharge rate, temperature, and cell aging—all accounted for during each stage of every cycle with high accuracy.



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the *bq34z653 Technical Reference Manual* (SLUU986).

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on **Alert me** to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

10.4 Trademarks

Impedance Track, E2E are trademarks of Texas Instruments.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ34Z653DBT	ACTIVE	TSSOP	DBT	44	40	RoHS & Green	NIPDAU	Level-2-250C-1 YEAR	-40 to 85	BQ34Z653	Samples
BQ34Z653DBTR	ACTIVE	TSSOP	DBT	44	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ34Z653	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ34Z653DBTR	TSSOP	DBT	44	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ34Z653DBTR	TSSOP	DBT	44	2000	350.0	350.0	43.0



NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.

EXAMPLE BOARD LAYOUT


DBT0044A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 8X



4220223/A 02/2017

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBT0044A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 8X

4220223/A 02/2017

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated